vmxnet3: Support reading IMR registers on bar0
[qemu.git] / hw / net / vmxnet3.c
1 /*
2 * QEMU VMWARE VMXNET3 paravirtual NIC
3 *
4 * Copyright (c) 2012 Ravello Systems LTD (http://ravellosystems.com)
5 *
6 * Developed by Daynix Computing LTD (http://www.daynix.com)
7 *
8 * Authors:
9 * Dmitry Fleytman <dmitry@daynix.com>
10 * Tamir Shomer <tamirs@daynix.com>
11 * Yan Vugenfirer <yan@daynix.com>
12 *
13 * This work is licensed under the terms of the GNU GPL, version 2.
14 * See the COPYING file in the top-level directory.
15 *
16 */
17
18 #include "hw/hw.h"
19 #include "hw/pci/pci.h"
20 #include "net/net.h"
21 #include "net/tap.h"
22 #include "net/checksum.h"
23 #include "sysemu/sysemu.h"
24 #include "qemu-common.h"
25 #include "qemu/bswap.h"
26 #include "hw/pci/msix.h"
27 #include "hw/pci/msi.h"
28
29 #include "vmxnet3.h"
30 #include "vmxnet_debug.h"
31 #include "vmware_utils.h"
32 #include "vmxnet_tx_pkt.h"
33 #include "vmxnet_rx_pkt.h"
34
35 #define PCI_DEVICE_ID_VMWARE_VMXNET3_REVISION 0x1
36 #define VMXNET3_MSIX_BAR_SIZE 0x2000
37 #define MIN_BUF_SIZE 60
38
39 #define VMXNET3_BAR0_IDX (0)
40 #define VMXNET3_BAR1_IDX (1)
41 #define VMXNET3_MSIX_BAR_IDX (2)
42
43 #define VMXNET3_OFF_MSIX_TABLE (0x000)
44 #define VMXNET3_OFF_MSIX_PBA (0x800)
45
46 /* Link speed in Mbps should be shifted by 16 */
47 #define VMXNET3_LINK_SPEED (1000 << 16)
48
49 /* Link status: 1 - up, 0 - down. */
50 #define VMXNET3_LINK_STATUS_UP 0x1
51
52 /* Least significant bit should be set for revision and version */
53 #define VMXNET3_DEVICE_VERSION 0x1
54 #define VMXNET3_DEVICE_REVISION 0x1
55
56 /* Number of interrupt vectors for non-MSIx modes */
57 #define VMXNET3_MAX_NMSIX_INTRS (1)
58
59 /* Macros for rings descriptors access */
60 #define VMXNET3_READ_TX_QUEUE_DESCR8(dpa, field) \
61 (vmw_shmem_ld8(dpa + offsetof(struct Vmxnet3_TxQueueDesc, field)))
62
63 #define VMXNET3_WRITE_TX_QUEUE_DESCR8(dpa, field, value) \
64 (vmw_shmem_st8(dpa + offsetof(struct Vmxnet3_TxQueueDesc, field, value)))
65
66 #define VMXNET3_READ_TX_QUEUE_DESCR32(dpa, field) \
67 (vmw_shmem_ld32(dpa + offsetof(struct Vmxnet3_TxQueueDesc, field)))
68
69 #define VMXNET3_WRITE_TX_QUEUE_DESCR32(dpa, field, value) \
70 (vmw_shmem_st32(dpa + offsetof(struct Vmxnet3_TxQueueDesc, field), value))
71
72 #define VMXNET3_READ_TX_QUEUE_DESCR64(dpa, field) \
73 (vmw_shmem_ld64(dpa + offsetof(struct Vmxnet3_TxQueueDesc, field)))
74
75 #define VMXNET3_WRITE_TX_QUEUE_DESCR64(dpa, field, value) \
76 (vmw_shmem_st64(dpa + offsetof(struct Vmxnet3_TxQueueDesc, field), value))
77
78 #define VMXNET3_READ_RX_QUEUE_DESCR64(dpa, field) \
79 (vmw_shmem_ld64(dpa + offsetof(struct Vmxnet3_RxQueueDesc, field)))
80
81 #define VMXNET3_READ_RX_QUEUE_DESCR32(dpa, field) \
82 (vmw_shmem_ld32(dpa + offsetof(struct Vmxnet3_RxQueueDesc, field)))
83
84 #define VMXNET3_WRITE_RX_QUEUE_DESCR64(dpa, field, value) \
85 (vmw_shmem_st64(dpa + offsetof(struct Vmxnet3_RxQueueDesc, field), value))
86
87 #define VMXNET3_WRITE_RX_QUEUE_DESCR8(dpa, field, value) \
88 (vmw_shmem_st8(dpa + offsetof(struct Vmxnet3_RxQueueDesc, field), value))
89
90 /* Macros for guest driver shared area access */
91 #define VMXNET3_READ_DRV_SHARED64(shpa, field) \
92 (vmw_shmem_ld64(shpa + offsetof(struct Vmxnet3_DriverShared, field)))
93
94 #define VMXNET3_READ_DRV_SHARED32(shpa, field) \
95 (vmw_shmem_ld32(shpa + offsetof(struct Vmxnet3_DriverShared, field)))
96
97 #define VMXNET3_WRITE_DRV_SHARED32(shpa, field, val) \
98 (vmw_shmem_st32(shpa + offsetof(struct Vmxnet3_DriverShared, field), val))
99
100 #define VMXNET3_READ_DRV_SHARED16(shpa, field) \
101 (vmw_shmem_ld16(shpa + offsetof(struct Vmxnet3_DriverShared, field)))
102
103 #define VMXNET3_READ_DRV_SHARED8(shpa, field) \
104 (vmw_shmem_ld8(shpa + offsetof(struct Vmxnet3_DriverShared, field)))
105
106 #define VMXNET3_READ_DRV_SHARED(shpa, field, b, l) \
107 (vmw_shmem_read(shpa + offsetof(struct Vmxnet3_DriverShared, field), b, l))
108
109 #define VMXNET_FLAG_IS_SET(field, flag) (((field) & (flag)) == (flag))
110
111 #define TYPE_VMXNET3 "vmxnet3"
112 #define VMXNET3(obj) OBJECT_CHECK(VMXNET3State, (obj), TYPE_VMXNET3)
113
114 /* Cyclic ring abstraction */
115 typedef struct {
116 hwaddr pa;
117 size_t size;
118 size_t cell_size;
119 size_t next;
120 uint8_t gen;
121 } Vmxnet3Ring;
122
123 static inline void vmxnet3_ring_init(Vmxnet3Ring *ring,
124 hwaddr pa,
125 size_t size,
126 size_t cell_size,
127 bool zero_region)
128 {
129 ring->pa = pa;
130 ring->size = size;
131 ring->cell_size = cell_size;
132 ring->gen = VMXNET3_INIT_GEN;
133 ring->next = 0;
134
135 if (zero_region) {
136 vmw_shmem_set(pa, 0, size * cell_size);
137 }
138 }
139
140 #define VMXNET3_RING_DUMP(macro, ring_name, ridx, r) \
141 macro("%s#%d: base %" PRIx64 " size %lu cell_size %lu gen %d next %lu", \
142 (ring_name), (ridx), \
143 (r)->pa, (r)->size, (r)->cell_size, (r)->gen, (r)->next)
144
145 static inline void vmxnet3_ring_inc(Vmxnet3Ring *ring)
146 {
147 if (++ring->next >= ring->size) {
148 ring->next = 0;
149 ring->gen ^= 1;
150 }
151 }
152
153 static inline void vmxnet3_ring_dec(Vmxnet3Ring *ring)
154 {
155 if (ring->next-- == 0) {
156 ring->next = ring->size - 1;
157 ring->gen ^= 1;
158 }
159 }
160
161 static inline hwaddr vmxnet3_ring_curr_cell_pa(Vmxnet3Ring *ring)
162 {
163 return ring->pa + ring->next * ring->cell_size;
164 }
165
166 static inline void vmxnet3_ring_read_curr_cell(Vmxnet3Ring *ring, void *buff)
167 {
168 vmw_shmem_read(vmxnet3_ring_curr_cell_pa(ring), buff, ring->cell_size);
169 }
170
171 static inline void vmxnet3_ring_write_curr_cell(Vmxnet3Ring *ring, void *buff)
172 {
173 vmw_shmem_write(vmxnet3_ring_curr_cell_pa(ring), buff, ring->cell_size);
174 }
175
176 static inline size_t vmxnet3_ring_curr_cell_idx(Vmxnet3Ring *ring)
177 {
178 return ring->next;
179 }
180
181 static inline uint8_t vmxnet3_ring_curr_gen(Vmxnet3Ring *ring)
182 {
183 return ring->gen;
184 }
185
186 /* Debug trace-related functions */
187 static inline void
188 vmxnet3_dump_tx_descr(struct Vmxnet3_TxDesc *descr)
189 {
190 VMW_PKPRN("TX DESCR: "
191 "addr %" PRIx64 ", len: %d, gen: %d, rsvd: %d, "
192 "dtype: %d, ext1: %d, msscof: %d, hlen: %d, om: %d, "
193 "eop: %d, cq: %d, ext2: %d, ti: %d, tci: %d",
194 le64_to_cpu(descr->addr), descr->len, descr->gen, descr->rsvd,
195 descr->dtype, descr->ext1, descr->msscof, descr->hlen, descr->om,
196 descr->eop, descr->cq, descr->ext2, descr->ti, descr->tci);
197 }
198
199 static inline void
200 vmxnet3_dump_virt_hdr(struct virtio_net_hdr *vhdr)
201 {
202 VMW_PKPRN("VHDR: flags 0x%x, gso_type: 0x%x, hdr_len: %d, gso_size: %d, "
203 "csum_start: %d, csum_offset: %d",
204 vhdr->flags, vhdr->gso_type, vhdr->hdr_len, vhdr->gso_size,
205 vhdr->csum_start, vhdr->csum_offset);
206 }
207
208 static inline void
209 vmxnet3_dump_rx_descr(struct Vmxnet3_RxDesc *descr)
210 {
211 VMW_PKPRN("RX DESCR: addr %" PRIx64 ", len: %d, gen: %d, rsvd: %d, "
212 "dtype: %d, ext1: %d, btype: %d",
213 le64_to_cpu(descr->addr), descr->len, descr->gen,
214 descr->rsvd, descr->dtype, descr->ext1, descr->btype);
215 }
216
217 /* Device state and helper functions */
218 #define VMXNET3_RX_RINGS_PER_QUEUE (2)
219
220 typedef struct {
221 Vmxnet3Ring tx_ring;
222 Vmxnet3Ring comp_ring;
223
224 uint8_t intr_idx;
225 hwaddr tx_stats_pa;
226 struct UPT1_TxStats txq_stats;
227 } Vmxnet3TxqDescr;
228
229 typedef struct {
230 Vmxnet3Ring rx_ring[VMXNET3_RX_RINGS_PER_QUEUE];
231 Vmxnet3Ring comp_ring;
232 uint8_t intr_idx;
233 hwaddr rx_stats_pa;
234 struct UPT1_RxStats rxq_stats;
235 } Vmxnet3RxqDescr;
236
237 typedef struct {
238 bool is_masked;
239 bool is_pending;
240 bool is_asserted;
241 } Vmxnet3IntState;
242
243 typedef struct {
244 PCIDevice parent_obj;
245 NICState *nic;
246 NICConf conf;
247 MemoryRegion bar0;
248 MemoryRegion bar1;
249 MemoryRegion msix_bar;
250
251 Vmxnet3RxqDescr rxq_descr[VMXNET3_DEVICE_MAX_RX_QUEUES];
252 Vmxnet3TxqDescr txq_descr[VMXNET3_DEVICE_MAX_TX_QUEUES];
253
254 /* Whether MSI-X support was installed successfully */
255 bool msix_used;
256 /* Whether MSI support was installed successfully */
257 bool msi_used;
258 hwaddr drv_shmem;
259 hwaddr temp_shared_guest_driver_memory;
260
261 uint8_t txq_num;
262
263 /* This boolean tells whether RX packet being indicated has to */
264 /* be split into head and body chunks from different RX rings */
265 bool rx_packets_compound;
266
267 bool rx_vlan_stripping;
268 bool lro_supported;
269
270 uint8_t rxq_num;
271
272 /* Network MTU */
273 uint32_t mtu;
274
275 /* Maximum number of fragments for indicated TX packets */
276 uint32_t max_tx_frags;
277
278 /* Maximum number of fragments for indicated RX packets */
279 uint16_t max_rx_frags;
280
281 /* Index for events interrupt */
282 uint8_t event_int_idx;
283
284 /* Whether automatic interrupts masking enabled */
285 bool auto_int_masking;
286
287 bool peer_has_vhdr;
288
289 /* TX packets to QEMU interface */
290 struct VmxnetTxPkt *tx_pkt;
291 uint32_t offload_mode;
292 uint32_t cso_or_gso_size;
293 uint16_t tci;
294 bool needs_vlan;
295
296 struct VmxnetRxPkt *rx_pkt;
297
298 bool tx_sop;
299 bool skip_current_tx_pkt;
300
301 uint32_t device_active;
302 uint32_t last_command;
303
304 uint32_t link_status_and_speed;
305
306 Vmxnet3IntState interrupt_states[VMXNET3_MAX_INTRS];
307
308 uint32_t temp_mac; /* To store the low part first */
309
310 MACAddr perm_mac;
311 uint32_t vlan_table[VMXNET3_VFT_SIZE];
312 uint32_t rx_mode;
313 MACAddr *mcast_list;
314 uint32_t mcast_list_len;
315 uint32_t mcast_list_buff_size; /* needed for live migration. */
316 } VMXNET3State;
317
318 /* Interrupt management */
319
320 /*
321 *This function returns sign whether interrupt line is in asserted state
322 * This depends on the type of interrupt used. For INTX interrupt line will
323 * be asserted until explicit deassertion, for MSI(X) interrupt line will
324 * be deasserted automatically due to notification semantics of the MSI(X)
325 * interrupts
326 */
327 static bool _vmxnet3_assert_interrupt_line(VMXNET3State *s, uint32_t int_idx)
328 {
329 PCIDevice *d = PCI_DEVICE(s);
330
331 if (s->msix_used && msix_enabled(d)) {
332 VMW_IRPRN("Sending MSI-X notification for vector %u", int_idx);
333 msix_notify(d, int_idx);
334 return false;
335 }
336 if (s->msi_used && msi_enabled(d)) {
337 VMW_IRPRN("Sending MSI notification for vector %u", int_idx);
338 msi_notify(d, int_idx);
339 return false;
340 }
341
342 VMW_IRPRN("Asserting line for interrupt %u", int_idx);
343 pci_irq_assert(d);
344 return true;
345 }
346
347 static void _vmxnet3_deassert_interrupt_line(VMXNET3State *s, int lidx)
348 {
349 PCIDevice *d = PCI_DEVICE(s);
350
351 /*
352 * This function should never be called for MSI(X) interrupts
353 * because deassertion never required for message interrupts
354 */
355 assert(!s->msix_used || !msix_enabled(d));
356 /*
357 * This function should never be called for MSI(X) interrupts
358 * because deassertion never required for message interrupts
359 */
360 assert(!s->msi_used || !msi_enabled(d));
361
362 VMW_IRPRN("Deasserting line for interrupt %u", lidx);
363 pci_irq_deassert(d);
364 }
365
366 static void vmxnet3_update_interrupt_line_state(VMXNET3State *s, int lidx)
367 {
368 if (!s->interrupt_states[lidx].is_pending &&
369 s->interrupt_states[lidx].is_asserted) {
370 VMW_IRPRN("New interrupt line state for index %d is DOWN", lidx);
371 _vmxnet3_deassert_interrupt_line(s, lidx);
372 s->interrupt_states[lidx].is_asserted = false;
373 return;
374 }
375
376 if (s->interrupt_states[lidx].is_pending &&
377 !s->interrupt_states[lidx].is_masked &&
378 !s->interrupt_states[lidx].is_asserted) {
379 VMW_IRPRN("New interrupt line state for index %d is UP", lidx);
380 s->interrupt_states[lidx].is_asserted =
381 _vmxnet3_assert_interrupt_line(s, lidx);
382 s->interrupt_states[lidx].is_pending = false;
383 return;
384 }
385 }
386
387 static void vmxnet3_trigger_interrupt(VMXNET3State *s, int lidx)
388 {
389 PCIDevice *d = PCI_DEVICE(s);
390 s->interrupt_states[lidx].is_pending = true;
391 vmxnet3_update_interrupt_line_state(s, lidx);
392
393 if (s->msix_used && msix_enabled(d) && s->auto_int_masking) {
394 goto do_automask;
395 }
396
397 if (s->msi_used && msi_enabled(d) && s->auto_int_masking) {
398 goto do_automask;
399 }
400
401 return;
402
403 do_automask:
404 s->interrupt_states[lidx].is_masked = true;
405 vmxnet3_update_interrupt_line_state(s, lidx);
406 }
407
408 static bool vmxnet3_interrupt_asserted(VMXNET3State *s, int lidx)
409 {
410 return s->interrupt_states[lidx].is_asserted;
411 }
412
413 static void vmxnet3_clear_interrupt(VMXNET3State *s, int int_idx)
414 {
415 s->interrupt_states[int_idx].is_pending = false;
416 if (s->auto_int_masking) {
417 s->interrupt_states[int_idx].is_masked = true;
418 }
419 vmxnet3_update_interrupt_line_state(s, int_idx);
420 }
421
422 static void
423 vmxnet3_on_interrupt_mask_changed(VMXNET3State *s, int lidx, bool is_masked)
424 {
425 s->interrupt_states[lidx].is_masked = is_masked;
426 vmxnet3_update_interrupt_line_state(s, lidx);
427 }
428
429 static bool vmxnet3_verify_driver_magic(hwaddr dshmem)
430 {
431 return (VMXNET3_READ_DRV_SHARED32(dshmem, magic) == VMXNET3_REV1_MAGIC);
432 }
433
434 #define VMXNET3_GET_BYTE(x, byte_num) (((x) >> (byte_num)*8) & 0xFF)
435 #define VMXNET3_MAKE_BYTE(byte_num, val) \
436 (((uint32_t)((val) & 0xFF)) << (byte_num)*8)
437
438 static void vmxnet3_set_variable_mac(VMXNET3State *s, uint32_t h, uint32_t l)
439 {
440 s->conf.macaddr.a[0] = VMXNET3_GET_BYTE(l, 0);
441 s->conf.macaddr.a[1] = VMXNET3_GET_BYTE(l, 1);
442 s->conf.macaddr.a[2] = VMXNET3_GET_BYTE(l, 2);
443 s->conf.macaddr.a[3] = VMXNET3_GET_BYTE(l, 3);
444 s->conf.macaddr.a[4] = VMXNET3_GET_BYTE(h, 0);
445 s->conf.macaddr.a[5] = VMXNET3_GET_BYTE(h, 1);
446
447 VMW_CFPRN("Variable MAC: " VMXNET_MF, VMXNET_MA(s->conf.macaddr.a));
448
449 qemu_format_nic_info_str(qemu_get_queue(s->nic), s->conf.macaddr.a);
450 }
451
452 static uint64_t vmxnet3_get_mac_low(MACAddr *addr)
453 {
454 return VMXNET3_MAKE_BYTE(0, addr->a[0]) |
455 VMXNET3_MAKE_BYTE(1, addr->a[1]) |
456 VMXNET3_MAKE_BYTE(2, addr->a[2]) |
457 VMXNET3_MAKE_BYTE(3, addr->a[3]);
458 }
459
460 static uint64_t vmxnet3_get_mac_high(MACAddr *addr)
461 {
462 return VMXNET3_MAKE_BYTE(0, addr->a[4]) |
463 VMXNET3_MAKE_BYTE(1, addr->a[5]);
464 }
465
466 static void
467 vmxnet3_inc_tx_consumption_counter(VMXNET3State *s, int qidx)
468 {
469 vmxnet3_ring_inc(&s->txq_descr[qidx].tx_ring);
470 }
471
472 static inline void
473 vmxnet3_inc_rx_consumption_counter(VMXNET3State *s, int qidx, int ridx)
474 {
475 vmxnet3_ring_inc(&s->rxq_descr[qidx].rx_ring[ridx]);
476 }
477
478 static inline void
479 vmxnet3_inc_tx_completion_counter(VMXNET3State *s, int qidx)
480 {
481 vmxnet3_ring_inc(&s->txq_descr[qidx].comp_ring);
482 }
483
484 static void
485 vmxnet3_inc_rx_completion_counter(VMXNET3State *s, int qidx)
486 {
487 vmxnet3_ring_inc(&s->rxq_descr[qidx].comp_ring);
488 }
489
490 static void
491 vmxnet3_dec_rx_completion_counter(VMXNET3State *s, int qidx)
492 {
493 vmxnet3_ring_dec(&s->rxq_descr[qidx].comp_ring);
494 }
495
496 static void vmxnet3_complete_packet(VMXNET3State *s, int qidx, uint32 tx_ridx)
497 {
498 struct Vmxnet3_TxCompDesc txcq_descr;
499
500 VMXNET3_RING_DUMP(VMW_RIPRN, "TXC", qidx, &s->txq_descr[qidx].comp_ring);
501
502 txcq_descr.txdIdx = tx_ridx;
503 txcq_descr.gen = vmxnet3_ring_curr_gen(&s->txq_descr[qidx].comp_ring);
504
505 vmxnet3_ring_write_curr_cell(&s->txq_descr[qidx].comp_ring, &txcq_descr);
506
507 /* Flush changes in TX descriptor before changing the counter value */
508 smp_wmb();
509
510 vmxnet3_inc_tx_completion_counter(s, qidx);
511 vmxnet3_trigger_interrupt(s, s->txq_descr[qidx].intr_idx);
512 }
513
514 static bool
515 vmxnet3_setup_tx_offloads(VMXNET3State *s)
516 {
517 switch (s->offload_mode) {
518 case VMXNET3_OM_NONE:
519 vmxnet_tx_pkt_build_vheader(s->tx_pkt, false, false, 0);
520 break;
521
522 case VMXNET3_OM_CSUM:
523 vmxnet_tx_pkt_build_vheader(s->tx_pkt, false, true, 0);
524 VMW_PKPRN("L4 CSO requested\n");
525 break;
526
527 case VMXNET3_OM_TSO:
528 vmxnet_tx_pkt_build_vheader(s->tx_pkt, true, true,
529 s->cso_or_gso_size);
530 vmxnet_tx_pkt_update_ip_checksums(s->tx_pkt);
531 VMW_PKPRN("GSO offload requested.");
532 break;
533
534 default:
535 g_assert_not_reached();
536 return false;
537 }
538
539 return true;
540 }
541
542 static void
543 vmxnet3_tx_retrieve_metadata(VMXNET3State *s,
544 const struct Vmxnet3_TxDesc *txd)
545 {
546 s->offload_mode = txd->om;
547 s->cso_or_gso_size = txd->msscof;
548 s->tci = txd->tci;
549 s->needs_vlan = txd->ti;
550 }
551
552 typedef enum {
553 VMXNET3_PKT_STATUS_OK,
554 VMXNET3_PKT_STATUS_ERROR,
555 VMXNET3_PKT_STATUS_DISCARD,/* only for tx */
556 VMXNET3_PKT_STATUS_OUT_OF_BUF /* only for rx */
557 } Vmxnet3PktStatus;
558
559 static void
560 vmxnet3_on_tx_done_update_stats(VMXNET3State *s, int qidx,
561 Vmxnet3PktStatus status)
562 {
563 size_t tot_len = vmxnet_tx_pkt_get_total_len(s->tx_pkt);
564 struct UPT1_TxStats *stats = &s->txq_descr[qidx].txq_stats;
565
566 switch (status) {
567 case VMXNET3_PKT_STATUS_OK:
568 switch (vmxnet_tx_pkt_get_packet_type(s->tx_pkt)) {
569 case ETH_PKT_BCAST:
570 stats->bcastPktsTxOK++;
571 stats->bcastBytesTxOK += tot_len;
572 break;
573 case ETH_PKT_MCAST:
574 stats->mcastPktsTxOK++;
575 stats->mcastBytesTxOK += tot_len;
576 break;
577 case ETH_PKT_UCAST:
578 stats->ucastPktsTxOK++;
579 stats->ucastBytesTxOK += tot_len;
580 break;
581 default:
582 g_assert_not_reached();
583 }
584
585 if (s->offload_mode == VMXNET3_OM_TSO) {
586 /*
587 * According to VMWARE headers this statistic is a number
588 * of packets after segmentation but since we don't have
589 * this information in QEMU model, the best we can do is to
590 * provide number of non-segmented packets
591 */
592 stats->TSOPktsTxOK++;
593 stats->TSOBytesTxOK += tot_len;
594 }
595 break;
596
597 case VMXNET3_PKT_STATUS_DISCARD:
598 stats->pktsTxDiscard++;
599 break;
600
601 case VMXNET3_PKT_STATUS_ERROR:
602 stats->pktsTxError++;
603 break;
604
605 default:
606 g_assert_not_reached();
607 }
608 }
609
610 static void
611 vmxnet3_on_rx_done_update_stats(VMXNET3State *s,
612 int qidx,
613 Vmxnet3PktStatus status)
614 {
615 struct UPT1_RxStats *stats = &s->rxq_descr[qidx].rxq_stats;
616 size_t tot_len = vmxnet_rx_pkt_get_total_len(s->rx_pkt);
617
618 switch (status) {
619 case VMXNET3_PKT_STATUS_OUT_OF_BUF:
620 stats->pktsRxOutOfBuf++;
621 break;
622
623 case VMXNET3_PKT_STATUS_ERROR:
624 stats->pktsRxError++;
625 break;
626 case VMXNET3_PKT_STATUS_OK:
627 switch (vmxnet_rx_pkt_get_packet_type(s->rx_pkt)) {
628 case ETH_PKT_BCAST:
629 stats->bcastPktsRxOK++;
630 stats->bcastBytesRxOK += tot_len;
631 break;
632 case ETH_PKT_MCAST:
633 stats->mcastPktsRxOK++;
634 stats->mcastBytesRxOK += tot_len;
635 break;
636 case ETH_PKT_UCAST:
637 stats->ucastPktsRxOK++;
638 stats->ucastBytesRxOK += tot_len;
639 break;
640 default:
641 g_assert_not_reached();
642 }
643
644 if (tot_len > s->mtu) {
645 stats->LROPktsRxOK++;
646 stats->LROBytesRxOK += tot_len;
647 }
648 break;
649 default:
650 g_assert_not_reached();
651 }
652 }
653
654 static inline bool
655 vmxnet3_pop_next_tx_descr(VMXNET3State *s,
656 int qidx,
657 struct Vmxnet3_TxDesc *txd,
658 uint32_t *descr_idx)
659 {
660 Vmxnet3Ring *ring = &s->txq_descr[qidx].tx_ring;
661
662 vmxnet3_ring_read_curr_cell(ring, txd);
663 if (txd->gen == vmxnet3_ring_curr_gen(ring)) {
664 /* Only read after generation field verification */
665 smp_rmb();
666 /* Re-read to be sure we got the latest version */
667 vmxnet3_ring_read_curr_cell(ring, txd);
668 VMXNET3_RING_DUMP(VMW_RIPRN, "TX", qidx, ring);
669 *descr_idx = vmxnet3_ring_curr_cell_idx(ring);
670 vmxnet3_inc_tx_consumption_counter(s, qidx);
671 return true;
672 }
673
674 return false;
675 }
676
677 static bool
678 vmxnet3_send_packet(VMXNET3State *s, uint32_t qidx)
679 {
680 Vmxnet3PktStatus status = VMXNET3_PKT_STATUS_OK;
681
682 if (!vmxnet3_setup_tx_offloads(s)) {
683 status = VMXNET3_PKT_STATUS_ERROR;
684 goto func_exit;
685 }
686
687 /* debug prints */
688 vmxnet3_dump_virt_hdr(vmxnet_tx_pkt_get_vhdr(s->tx_pkt));
689 vmxnet_tx_pkt_dump(s->tx_pkt);
690
691 if (!vmxnet_tx_pkt_send(s->tx_pkt, qemu_get_queue(s->nic))) {
692 status = VMXNET3_PKT_STATUS_DISCARD;
693 goto func_exit;
694 }
695
696 func_exit:
697 vmxnet3_on_tx_done_update_stats(s, qidx, status);
698 return (status == VMXNET3_PKT_STATUS_OK);
699 }
700
701 static void vmxnet3_process_tx_queue(VMXNET3State *s, int qidx)
702 {
703 struct Vmxnet3_TxDesc txd;
704 uint32_t txd_idx;
705 uint32_t data_len;
706 hwaddr data_pa;
707
708 for (;;) {
709 if (!vmxnet3_pop_next_tx_descr(s, qidx, &txd, &txd_idx)) {
710 break;
711 }
712
713 vmxnet3_dump_tx_descr(&txd);
714
715 if (!s->skip_current_tx_pkt) {
716 data_len = (txd.len > 0) ? txd.len : VMXNET3_MAX_TX_BUF_SIZE;
717 data_pa = le64_to_cpu(txd.addr);
718
719 if (!vmxnet_tx_pkt_add_raw_fragment(s->tx_pkt,
720 data_pa,
721 data_len)) {
722 s->skip_current_tx_pkt = true;
723 }
724 }
725
726 if (s->tx_sop) {
727 vmxnet3_tx_retrieve_metadata(s, &txd);
728 s->tx_sop = false;
729 }
730
731 if (txd.eop) {
732 if (!s->skip_current_tx_pkt && vmxnet_tx_pkt_parse(s->tx_pkt)) {
733 if (s->needs_vlan) {
734 vmxnet_tx_pkt_setup_vlan_header(s->tx_pkt, s->tci);
735 }
736
737 vmxnet3_send_packet(s, qidx);
738 } else {
739 vmxnet3_on_tx_done_update_stats(s, qidx,
740 VMXNET3_PKT_STATUS_ERROR);
741 }
742
743 vmxnet3_complete_packet(s, qidx, txd_idx);
744 s->tx_sop = true;
745 s->skip_current_tx_pkt = false;
746 vmxnet_tx_pkt_reset(s->tx_pkt);
747 }
748 }
749 }
750
751 static inline void
752 vmxnet3_read_next_rx_descr(VMXNET3State *s, int qidx, int ridx,
753 struct Vmxnet3_RxDesc *dbuf, uint32_t *didx)
754 {
755 Vmxnet3Ring *ring = &s->rxq_descr[qidx].rx_ring[ridx];
756 *didx = vmxnet3_ring_curr_cell_idx(ring);
757 vmxnet3_ring_read_curr_cell(ring, dbuf);
758 }
759
760 static inline uint8_t
761 vmxnet3_get_rx_ring_gen(VMXNET3State *s, int qidx, int ridx)
762 {
763 return s->rxq_descr[qidx].rx_ring[ridx].gen;
764 }
765
766 static inline hwaddr
767 vmxnet3_pop_rxc_descr(VMXNET3State *s, int qidx, uint32_t *descr_gen)
768 {
769 uint8_t ring_gen;
770 struct Vmxnet3_RxCompDesc rxcd;
771
772 hwaddr daddr =
773 vmxnet3_ring_curr_cell_pa(&s->rxq_descr[qidx].comp_ring);
774
775 cpu_physical_memory_read(daddr, &rxcd, sizeof(struct Vmxnet3_RxCompDesc));
776 ring_gen = vmxnet3_ring_curr_gen(&s->rxq_descr[qidx].comp_ring);
777
778 if (rxcd.gen != ring_gen) {
779 *descr_gen = ring_gen;
780 vmxnet3_inc_rx_completion_counter(s, qidx);
781 return daddr;
782 }
783
784 return 0;
785 }
786
787 static inline void
788 vmxnet3_revert_rxc_descr(VMXNET3State *s, int qidx)
789 {
790 vmxnet3_dec_rx_completion_counter(s, qidx);
791 }
792
793 #define RXQ_IDX (0)
794 #define RX_HEAD_BODY_RING (0)
795 #define RX_BODY_ONLY_RING (1)
796
797 static bool
798 vmxnet3_get_next_head_rx_descr(VMXNET3State *s,
799 struct Vmxnet3_RxDesc *descr_buf,
800 uint32_t *descr_idx,
801 uint32_t *ridx)
802 {
803 for (;;) {
804 uint32_t ring_gen;
805 vmxnet3_read_next_rx_descr(s, RXQ_IDX, RX_HEAD_BODY_RING,
806 descr_buf, descr_idx);
807
808 /* If no more free descriptors - return */
809 ring_gen = vmxnet3_get_rx_ring_gen(s, RXQ_IDX, RX_HEAD_BODY_RING);
810 if (descr_buf->gen != ring_gen) {
811 return false;
812 }
813
814 /* Only read after generation field verification */
815 smp_rmb();
816 /* Re-read to be sure we got the latest version */
817 vmxnet3_read_next_rx_descr(s, RXQ_IDX, RX_HEAD_BODY_RING,
818 descr_buf, descr_idx);
819
820 /* Mark current descriptor as used/skipped */
821 vmxnet3_inc_rx_consumption_counter(s, RXQ_IDX, RX_HEAD_BODY_RING);
822
823 /* If this is what we are looking for - return */
824 if (descr_buf->btype == VMXNET3_RXD_BTYPE_HEAD) {
825 *ridx = RX_HEAD_BODY_RING;
826 return true;
827 }
828 }
829 }
830
831 static bool
832 vmxnet3_get_next_body_rx_descr(VMXNET3State *s,
833 struct Vmxnet3_RxDesc *d,
834 uint32_t *didx,
835 uint32_t *ridx)
836 {
837 vmxnet3_read_next_rx_descr(s, RXQ_IDX, RX_HEAD_BODY_RING, d, didx);
838
839 /* Try to find corresponding descriptor in head/body ring */
840 if (d->gen == vmxnet3_get_rx_ring_gen(s, RXQ_IDX, RX_HEAD_BODY_RING)) {
841 /* Only read after generation field verification */
842 smp_rmb();
843 /* Re-read to be sure we got the latest version */
844 vmxnet3_read_next_rx_descr(s, RXQ_IDX, RX_HEAD_BODY_RING, d, didx);
845 if (d->btype == VMXNET3_RXD_BTYPE_BODY) {
846 vmxnet3_inc_rx_consumption_counter(s, RXQ_IDX, RX_HEAD_BODY_RING);
847 *ridx = RX_HEAD_BODY_RING;
848 return true;
849 }
850 }
851
852 /*
853 * If there is no free descriptors on head/body ring or next free
854 * descriptor is a head descriptor switch to body only ring
855 */
856 vmxnet3_read_next_rx_descr(s, RXQ_IDX, RX_BODY_ONLY_RING, d, didx);
857
858 /* If no more free descriptors - return */
859 if (d->gen == vmxnet3_get_rx_ring_gen(s, RXQ_IDX, RX_BODY_ONLY_RING)) {
860 /* Only read after generation field verification */
861 smp_rmb();
862 /* Re-read to be sure we got the latest version */
863 vmxnet3_read_next_rx_descr(s, RXQ_IDX, RX_BODY_ONLY_RING, d, didx);
864 assert(d->btype == VMXNET3_RXD_BTYPE_BODY);
865 *ridx = RX_BODY_ONLY_RING;
866 vmxnet3_inc_rx_consumption_counter(s, RXQ_IDX, RX_BODY_ONLY_RING);
867 return true;
868 }
869
870 return false;
871 }
872
873 static inline bool
874 vmxnet3_get_next_rx_descr(VMXNET3State *s, bool is_head,
875 struct Vmxnet3_RxDesc *descr_buf,
876 uint32_t *descr_idx,
877 uint32_t *ridx)
878 {
879 if (is_head || !s->rx_packets_compound) {
880 return vmxnet3_get_next_head_rx_descr(s, descr_buf, descr_idx, ridx);
881 } else {
882 return vmxnet3_get_next_body_rx_descr(s, descr_buf, descr_idx, ridx);
883 }
884 }
885
886 /* In case packet was csum offloaded (either NEEDS_CSUM or DATA_VALID),
887 * the implementation always passes an RxCompDesc with a "Checksum
888 * calculated and found correct" to the OS (cnc=0 and tuc=1, see
889 * vmxnet3_rx_update_descr). This emulates the observed ESXi behavior.
890 *
891 * Therefore, if packet has the NEEDS_CSUM set, we must calculate
892 * and place a fully computed checksum into the tcp/udp header.
893 * Otherwise, the OS driver will receive a checksum-correct indication
894 * (CHECKSUM_UNNECESSARY), but with the actual tcp/udp checksum field
895 * having just the pseudo header csum value.
896 *
897 * While this is not a problem if packet is destined for local delivery,
898 * in the case the host OS performs forwarding, it will forward an
899 * incorrectly checksummed packet.
900 */
901 static void vmxnet3_rx_need_csum_calculate(struct VmxnetRxPkt *pkt,
902 const void *pkt_data,
903 size_t pkt_len)
904 {
905 struct virtio_net_hdr *vhdr;
906 bool isip4, isip6, istcp, isudp;
907 uint8_t *data;
908 int len;
909
910 if (!vmxnet_rx_pkt_has_virt_hdr(pkt)) {
911 return;
912 }
913
914 vhdr = vmxnet_rx_pkt_get_vhdr(pkt);
915 if (!VMXNET_FLAG_IS_SET(vhdr->flags, VIRTIO_NET_HDR_F_NEEDS_CSUM)) {
916 return;
917 }
918
919 vmxnet_rx_pkt_get_protocols(pkt, &isip4, &isip6, &isudp, &istcp);
920 if (!(isip4 || isip6) || !(istcp || isudp)) {
921 return;
922 }
923
924 vmxnet3_dump_virt_hdr(vhdr);
925
926 /* Validate packet len: csum_start + scum_offset + length of csum field */
927 if (pkt_len < (vhdr->csum_start + vhdr->csum_offset + 2)) {
928 VMW_PKPRN("packet len:%lu < csum_start(%d) + csum_offset(%d) + 2, "
929 "cannot calculate checksum",
930 pkt_len, vhdr->csum_start, vhdr->csum_offset);
931 return;
932 }
933
934 data = (uint8_t *)pkt_data + vhdr->csum_start;
935 len = pkt_len - vhdr->csum_start;
936 /* Put the checksum obtained into the packet */
937 stw_be_p(data + vhdr->csum_offset, net_raw_checksum(data, len));
938
939 vhdr->flags &= ~VIRTIO_NET_HDR_F_NEEDS_CSUM;
940 vhdr->flags |= VIRTIO_NET_HDR_F_DATA_VALID;
941 }
942
943 static void vmxnet3_rx_update_descr(struct VmxnetRxPkt *pkt,
944 struct Vmxnet3_RxCompDesc *rxcd)
945 {
946 int csum_ok, is_gso;
947 bool isip4, isip6, istcp, isudp;
948 struct virtio_net_hdr *vhdr;
949 uint8_t offload_type;
950
951 if (vmxnet_rx_pkt_is_vlan_stripped(pkt)) {
952 rxcd->ts = 1;
953 rxcd->tci = vmxnet_rx_pkt_get_vlan_tag(pkt);
954 }
955
956 if (!vmxnet_rx_pkt_has_virt_hdr(pkt)) {
957 goto nocsum;
958 }
959
960 vhdr = vmxnet_rx_pkt_get_vhdr(pkt);
961 /*
962 * Checksum is valid when lower level tell so or when lower level
963 * requires checksum offload telling that packet produced/bridged
964 * locally and did travel over network after last checksum calculation
965 * or production
966 */
967 csum_ok = VMXNET_FLAG_IS_SET(vhdr->flags, VIRTIO_NET_HDR_F_DATA_VALID) ||
968 VMXNET_FLAG_IS_SET(vhdr->flags, VIRTIO_NET_HDR_F_NEEDS_CSUM);
969
970 offload_type = vhdr->gso_type & ~VIRTIO_NET_HDR_GSO_ECN;
971 is_gso = (offload_type != VIRTIO_NET_HDR_GSO_NONE) ? 1 : 0;
972
973 if (!csum_ok && !is_gso) {
974 goto nocsum;
975 }
976
977 vmxnet_rx_pkt_get_protocols(pkt, &isip4, &isip6, &isudp, &istcp);
978 if ((!istcp && !isudp) || (!isip4 && !isip6)) {
979 goto nocsum;
980 }
981
982 rxcd->cnc = 0;
983 rxcd->v4 = isip4 ? 1 : 0;
984 rxcd->v6 = isip6 ? 1 : 0;
985 rxcd->tcp = istcp ? 1 : 0;
986 rxcd->udp = isudp ? 1 : 0;
987 rxcd->fcs = rxcd->tuc = rxcd->ipc = 1;
988 return;
989
990 nocsum:
991 rxcd->cnc = 1;
992 return;
993 }
994
995 static void
996 vmxnet3_physical_memory_writev(const struct iovec *iov,
997 size_t start_iov_off,
998 hwaddr target_addr,
999 size_t bytes_to_copy)
1000 {
1001 size_t curr_off = 0;
1002 size_t copied = 0;
1003
1004 while (bytes_to_copy) {
1005 if (start_iov_off < (curr_off + iov->iov_len)) {
1006 size_t chunk_len =
1007 MIN((curr_off + iov->iov_len) - start_iov_off, bytes_to_copy);
1008
1009 cpu_physical_memory_write(target_addr + copied,
1010 iov->iov_base + start_iov_off - curr_off,
1011 chunk_len);
1012
1013 copied += chunk_len;
1014 start_iov_off += chunk_len;
1015 curr_off = start_iov_off;
1016 bytes_to_copy -= chunk_len;
1017 } else {
1018 curr_off += iov->iov_len;
1019 }
1020 iov++;
1021 }
1022 }
1023
1024 static bool
1025 vmxnet3_indicate_packet(VMXNET3State *s)
1026 {
1027 struct Vmxnet3_RxDesc rxd;
1028 bool is_head = true;
1029 uint32_t rxd_idx;
1030 uint32_t rx_ridx = 0;
1031
1032 struct Vmxnet3_RxCompDesc rxcd;
1033 uint32_t new_rxcd_gen = VMXNET3_INIT_GEN;
1034 hwaddr new_rxcd_pa = 0;
1035 hwaddr ready_rxcd_pa = 0;
1036 struct iovec *data = vmxnet_rx_pkt_get_iovec(s->rx_pkt);
1037 size_t bytes_copied = 0;
1038 size_t bytes_left = vmxnet_rx_pkt_get_total_len(s->rx_pkt);
1039 uint16_t num_frags = 0;
1040 size_t chunk_size;
1041
1042 vmxnet_rx_pkt_dump(s->rx_pkt);
1043
1044 while (bytes_left > 0) {
1045
1046 /* cannot add more frags to packet */
1047 if (num_frags == s->max_rx_frags) {
1048 break;
1049 }
1050
1051 new_rxcd_pa = vmxnet3_pop_rxc_descr(s, RXQ_IDX, &new_rxcd_gen);
1052 if (!new_rxcd_pa) {
1053 break;
1054 }
1055
1056 if (!vmxnet3_get_next_rx_descr(s, is_head, &rxd, &rxd_idx, &rx_ridx)) {
1057 break;
1058 }
1059
1060 chunk_size = MIN(bytes_left, rxd.len);
1061 vmxnet3_physical_memory_writev(data, bytes_copied,
1062 le64_to_cpu(rxd.addr), chunk_size);
1063 bytes_copied += chunk_size;
1064 bytes_left -= chunk_size;
1065
1066 vmxnet3_dump_rx_descr(&rxd);
1067
1068 if (ready_rxcd_pa != 0) {
1069 cpu_physical_memory_write(ready_rxcd_pa, &rxcd, sizeof(rxcd));
1070 }
1071
1072 memset(&rxcd, 0, sizeof(struct Vmxnet3_RxCompDesc));
1073 rxcd.rxdIdx = rxd_idx;
1074 rxcd.len = chunk_size;
1075 rxcd.sop = is_head;
1076 rxcd.gen = new_rxcd_gen;
1077 rxcd.rqID = RXQ_IDX + rx_ridx * s->rxq_num;
1078
1079 if (bytes_left == 0) {
1080 vmxnet3_rx_update_descr(s->rx_pkt, &rxcd);
1081 }
1082
1083 VMW_RIPRN("RX Completion descriptor: rxRing: %lu rxIdx %lu len %lu "
1084 "sop %d csum_correct %lu",
1085 (unsigned long) rx_ridx,
1086 (unsigned long) rxcd.rxdIdx,
1087 (unsigned long) rxcd.len,
1088 (int) rxcd.sop,
1089 (unsigned long) rxcd.tuc);
1090
1091 is_head = false;
1092 ready_rxcd_pa = new_rxcd_pa;
1093 new_rxcd_pa = 0;
1094 num_frags++;
1095 }
1096
1097 if (ready_rxcd_pa != 0) {
1098 rxcd.eop = 1;
1099 rxcd.err = (bytes_left != 0);
1100 cpu_physical_memory_write(ready_rxcd_pa, &rxcd, sizeof(rxcd));
1101
1102 /* Flush RX descriptor changes */
1103 smp_wmb();
1104 }
1105
1106 if (new_rxcd_pa != 0) {
1107 vmxnet3_revert_rxc_descr(s, RXQ_IDX);
1108 }
1109
1110 vmxnet3_trigger_interrupt(s, s->rxq_descr[RXQ_IDX].intr_idx);
1111
1112 if (bytes_left == 0) {
1113 vmxnet3_on_rx_done_update_stats(s, RXQ_IDX, VMXNET3_PKT_STATUS_OK);
1114 return true;
1115 } else if (num_frags == s->max_rx_frags) {
1116 vmxnet3_on_rx_done_update_stats(s, RXQ_IDX, VMXNET3_PKT_STATUS_ERROR);
1117 return false;
1118 } else {
1119 vmxnet3_on_rx_done_update_stats(s, RXQ_IDX,
1120 VMXNET3_PKT_STATUS_OUT_OF_BUF);
1121 return false;
1122 }
1123 }
1124
1125 static void
1126 vmxnet3_io_bar0_write(void *opaque, hwaddr addr,
1127 uint64_t val, unsigned size)
1128 {
1129 VMXNET3State *s = opaque;
1130
1131 if (VMW_IS_MULTIREG_ADDR(addr, VMXNET3_REG_TXPROD,
1132 VMXNET3_DEVICE_MAX_TX_QUEUES, VMXNET3_REG_ALIGN)) {
1133 int tx_queue_idx =
1134 VMW_MULTIREG_IDX_BY_ADDR(addr, VMXNET3_REG_TXPROD,
1135 VMXNET3_REG_ALIGN);
1136 assert(tx_queue_idx <= s->txq_num);
1137 vmxnet3_process_tx_queue(s, tx_queue_idx);
1138 return;
1139 }
1140
1141 if (VMW_IS_MULTIREG_ADDR(addr, VMXNET3_REG_IMR,
1142 VMXNET3_MAX_INTRS, VMXNET3_REG_ALIGN)) {
1143 int l = VMW_MULTIREG_IDX_BY_ADDR(addr, VMXNET3_REG_IMR,
1144 VMXNET3_REG_ALIGN);
1145
1146 VMW_CBPRN("Interrupt mask for line %d written: 0x%" PRIx64, l, val);
1147
1148 vmxnet3_on_interrupt_mask_changed(s, l, val);
1149 return;
1150 }
1151
1152 if (VMW_IS_MULTIREG_ADDR(addr, VMXNET3_REG_RXPROD,
1153 VMXNET3_DEVICE_MAX_RX_QUEUES, VMXNET3_REG_ALIGN) ||
1154 VMW_IS_MULTIREG_ADDR(addr, VMXNET3_REG_RXPROD2,
1155 VMXNET3_DEVICE_MAX_RX_QUEUES, VMXNET3_REG_ALIGN)) {
1156 return;
1157 }
1158
1159 VMW_WRPRN("BAR0 unknown write [%" PRIx64 "] = %" PRIx64 ", size %d",
1160 (uint64_t) addr, val, size);
1161 }
1162
1163 static uint64_t
1164 vmxnet3_io_bar0_read(void *opaque, hwaddr addr, unsigned size)
1165 {
1166 VMXNET3State *s = opaque;
1167
1168 if (VMW_IS_MULTIREG_ADDR(addr, VMXNET3_REG_IMR,
1169 VMXNET3_MAX_INTRS, VMXNET3_REG_ALIGN)) {
1170 int l = VMW_MULTIREG_IDX_BY_ADDR(addr, VMXNET3_REG_IMR,
1171 VMXNET3_REG_ALIGN);
1172 return s->interrupt_states[l].is_masked;
1173 }
1174
1175 VMW_CBPRN("BAR0 unknown read [%" PRIx64 "], size %d", addr, size);
1176 return 0;
1177 }
1178
1179 static void vmxnet3_reset_interrupt_states(VMXNET3State *s)
1180 {
1181 int i;
1182 for (i = 0; i < ARRAY_SIZE(s->interrupt_states); i++) {
1183 s->interrupt_states[i].is_asserted = false;
1184 s->interrupt_states[i].is_pending = false;
1185 s->interrupt_states[i].is_masked = true;
1186 }
1187 }
1188
1189 static void vmxnet3_reset_mac(VMXNET3State *s)
1190 {
1191 memcpy(&s->conf.macaddr.a, &s->perm_mac.a, sizeof(s->perm_mac.a));
1192 VMW_CFPRN("MAC address set to: " VMXNET_MF, VMXNET_MA(s->conf.macaddr.a));
1193 }
1194
1195 static void vmxnet3_deactivate_device(VMXNET3State *s)
1196 {
1197 VMW_CBPRN("Deactivating vmxnet3...");
1198 s->device_active = false;
1199 }
1200
1201 static void vmxnet3_reset(VMXNET3State *s)
1202 {
1203 VMW_CBPRN("Resetting vmxnet3...");
1204
1205 vmxnet3_deactivate_device(s);
1206 vmxnet3_reset_interrupt_states(s);
1207 vmxnet_tx_pkt_reset(s->tx_pkt);
1208 s->drv_shmem = 0;
1209 s->tx_sop = true;
1210 s->skip_current_tx_pkt = false;
1211 }
1212
1213 static void vmxnet3_update_rx_mode(VMXNET3State *s)
1214 {
1215 s->rx_mode = VMXNET3_READ_DRV_SHARED32(s->drv_shmem,
1216 devRead.rxFilterConf.rxMode);
1217 VMW_CFPRN("RX mode: 0x%08X", s->rx_mode);
1218 }
1219
1220 static void vmxnet3_update_vlan_filters(VMXNET3State *s)
1221 {
1222 int i;
1223
1224 /* Copy configuration from shared memory */
1225 VMXNET3_READ_DRV_SHARED(s->drv_shmem,
1226 devRead.rxFilterConf.vfTable,
1227 s->vlan_table,
1228 sizeof(s->vlan_table));
1229
1230 /* Invert byte order when needed */
1231 for (i = 0; i < ARRAY_SIZE(s->vlan_table); i++) {
1232 s->vlan_table[i] = le32_to_cpu(s->vlan_table[i]);
1233 }
1234
1235 /* Dump configuration for debugging purposes */
1236 VMW_CFPRN("Configured VLANs:");
1237 for (i = 0; i < sizeof(s->vlan_table) * 8; i++) {
1238 if (VMXNET3_VFTABLE_ENTRY_IS_SET(s->vlan_table, i)) {
1239 VMW_CFPRN("\tVLAN %d is present", i);
1240 }
1241 }
1242 }
1243
1244 static void vmxnet3_update_mcast_filters(VMXNET3State *s)
1245 {
1246 uint16_t list_bytes =
1247 VMXNET3_READ_DRV_SHARED16(s->drv_shmem,
1248 devRead.rxFilterConf.mfTableLen);
1249
1250 s->mcast_list_len = list_bytes / sizeof(s->mcast_list[0]);
1251
1252 s->mcast_list = g_realloc(s->mcast_list, list_bytes);
1253 if (!s->mcast_list) {
1254 if (s->mcast_list_len == 0) {
1255 VMW_CFPRN("Current multicast list is empty");
1256 } else {
1257 VMW_ERPRN("Failed to allocate multicast list of %d elements",
1258 s->mcast_list_len);
1259 }
1260 s->mcast_list_len = 0;
1261 } else {
1262 int i;
1263 hwaddr mcast_list_pa =
1264 VMXNET3_READ_DRV_SHARED64(s->drv_shmem,
1265 devRead.rxFilterConf.mfTablePA);
1266
1267 cpu_physical_memory_read(mcast_list_pa, s->mcast_list, list_bytes);
1268 VMW_CFPRN("Current multicast list len is %d:", s->mcast_list_len);
1269 for (i = 0; i < s->mcast_list_len; i++) {
1270 VMW_CFPRN("\t" VMXNET_MF, VMXNET_MA(s->mcast_list[i].a));
1271 }
1272 }
1273 }
1274
1275 static void vmxnet3_setup_rx_filtering(VMXNET3State *s)
1276 {
1277 vmxnet3_update_rx_mode(s);
1278 vmxnet3_update_vlan_filters(s);
1279 vmxnet3_update_mcast_filters(s);
1280 }
1281
1282 static uint32_t vmxnet3_get_interrupt_config(VMXNET3State *s)
1283 {
1284 uint32_t interrupt_mode = VMXNET3_IT_AUTO | (VMXNET3_IMM_AUTO << 2);
1285 VMW_CFPRN("Interrupt config is 0x%X", interrupt_mode);
1286 return interrupt_mode;
1287 }
1288
1289 static void vmxnet3_fill_stats(VMXNET3State *s)
1290 {
1291 int i;
1292 for (i = 0; i < s->txq_num; i++) {
1293 cpu_physical_memory_write(s->txq_descr[i].tx_stats_pa,
1294 &s->txq_descr[i].txq_stats,
1295 sizeof(s->txq_descr[i].txq_stats));
1296 }
1297
1298 for (i = 0; i < s->rxq_num; i++) {
1299 cpu_physical_memory_write(s->rxq_descr[i].rx_stats_pa,
1300 &s->rxq_descr[i].rxq_stats,
1301 sizeof(s->rxq_descr[i].rxq_stats));
1302 }
1303 }
1304
1305 static void vmxnet3_adjust_by_guest_type(VMXNET3State *s)
1306 {
1307 struct Vmxnet3_GOSInfo gos;
1308
1309 VMXNET3_READ_DRV_SHARED(s->drv_shmem, devRead.misc.driverInfo.gos,
1310 &gos, sizeof(gos));
1311 s->rx_packets_compound =
1312 (gos.gosType == VMXNET3_GOS_TYPE_WIN) ? false : true;
1313
1314 VMW_CFPRN("Guest type specifics: RXCOMPOUND: %d", s->rx_packets_compound);
1315 }
1316
1317 static void
1318 vmxnet3_dump_conf_descr(const char *name,
1319 struct Vmxnet3_VariableLenConfDesc *pm_descr)
1320 {
1321 VMW_CFPRN("%s descriptor dump: Version %u, Length %u",
1322 name, pm_descr->confVer, pm_descr->confLen);
1323
1324 };
1325
1326 static void vmxnet3_update_pm_state(VMXNET3State *s)
1327 {
1328 struct Vmxnet3_VariableLenConfDesc pm_descr;
1329
1330 pm_descr.confLen =
1331 VMXNET3_READ_DRV_SHARED32(s->drv_shmem, devRead.pmConfDesc.confLen);
1332 pm_descr.confVer =
1333 VMXNET3_READ_DRV_SHARED32(s->drv_shmem, devRead.pmConfDesc.confVer);
1334 pm_descr.confPA =
1335 VMXNET3_READ_DRV_SHARED64(s->drv_shmem, devRead.pmConfDesc.confPA);
1336
1337 vmxnet3_dump_conf_descr("PM State", &pm_descr);
1338 }
1339
1340 static void vmxnet3_update_features(VMXNET3State *s)
1341 {
1342 uint32_t guest_features;
1343 int rxcso_supported;
1344
1345 guest_features = VMXNET3_READ_DRV_SHARED32(s->drv_shmem,
1346 devRead.misc.uptFeatures);
1347
1348 rxcso_supported = VMXNET_FLAG_IS_SET(guest_features, UPT1_F_RXCSUM);
1349 s->rx_vlan_stripping = VMXNET_FLAG_IS_SET(guest_features, UPT1_F_RXVLAN);
1350 s->lro_supported = VMXNET_FLAG_IS_SET(guest_features, UPT1_F_LRO);
1351
1352 VMW_CFPRN("Features configuration: LRO: %d, RXCSUM: %d, VLANSTRIP: %d",
1353 s->lro_supported, rxcso_supported,
1354 s->rx_vlan_stripping);
1355 if (s->peer_has_vhdr) {
1356 qemu_set_offload(qemu_get_queue(s->nic)->peer,
1357 rxcso_supported,
1358 s->lro_supported,
1359 s->lro_supported,
1360 0,
1361 0);
1362 }
1363 }
1364
1365 static bool vmxnet3_verify_intx(VMXNET3State *s, int intx)
1366 {
1367 return s->msix_used || s->msi_used || (intx ==
1368 (pci_get_byte(s->parent_obj.config + PCI_INTERRUPT_PIN) - 1));
1369 }
1370
1371 static void vmxnet3_validate_interrupt_idx(bool is_msix, int idx)
1372 {
1373 int max_ints = is_msix ? VMXNET3_MAX_INTRS : VMXNET3_MAX_NMSIX_INTRS;
1374 if (idx >= max_ints) {
1375 hw_error("Bad interrupt index: %d\n", idx);
1376 }
1377 }
1378
1379 static void vmxnet3_validate_interrupts(VMXNET3State *s)
1380 {
1381 int i;
1382
1383 VMW_CFPRN("Verifying event interrupt index (%d)", s->event_int_idx);
1384 vmxnet3_validate_interrupt_idx(s->msix_used, s->event_int_idx);
1385
1386 for (i = 0; i < s->txq_num; i++) {
1387 int idx = s->txq_descr[i].intr_idx;
1388 VMW_CFPRN("Verifying TX queue %d interrupt index (%d)", i, idx);
1389 vmxnet3_validate_interrupt_idx(s->msix_used, idx);
1390 }
1391
1392 for (i = 0; i < s->rxq_num; i++) {
1393 int idx = s->rxq_descr[i].intr_idx;
1394 VMW_CFPRN("Verifying RX queue %d interrupt index (%d)", i, idx);
1395 vmxnet3_validate_interrupt_idx(s->msix_used, idx);
1396 }
1397 }
1398
1399 static void vmxnet3_validate_queues(VMXNET3State *s)
1400 {
1401 /*
1402 * txq_num and rxq_num are total number of queues
1403 * configured by guest. These numbers must not
1404 * exceed corresponding maximal values.
1405 */
1406
1407 if (s->txq_num > VMXNET3_DEVICE_MAX_TX_QUEUES) {
1408 hw_error("Bad TX queues number: %d\n", s->txq_num);
1409 }
1410
1411 if (s->rxq_num > VMXNET3_DEVICE_MAX_RX_QUEUES) {
1412 hw_error("Bad RX queues number: %d\n", s->rxq_num);
1413 }
1414 }
1415
1416 static void vmxnet3_activate_device(VMXNET3State *s)
1417 {
1418 int i;
1419 static const uint32_t VMXNET3_DEF_TX_THRESHOLD = 1;
1420 hwaddr qdescr_table_pa;
1421 uint64_t pa;
1422 uint32_t size;
1423
1424 /* Verify configuration consistency */
1425 if (!vmxnet3_verify_driver_magic(s->drv_shmem)) {
1426 VMW_ERPRN("Device configuration received from driver is invalid");
1427 return;
1428 }
1429
1430 vmxnet3_adjust_by_guest_type(s);
1431 vmxnet3_update_features(s);
1432 vmxnet3_update_pm_state(s);
1433 vmxnet3_setup_rx_filtering(s);
1434 /* Cache fields from shared memory */
1435 s->mtu = VMXNET3_READ_DRV_SHARED32(s->drv_shmem, devRead.misc.mtu);
1436 VMW_CFPRN("MTU is %u", s->mtu);
1437
1438 s->max_rx_frags =
1439 VMXNET3_READ_DRV_SHARED16(s->drv_shmem, devRead.misc.maxNumRxSG);
1440
1441 if (s->max_rx_frags == 0) {
1442 s->max_rx_frags = 1;
1443 }
1444
1445 VMW_CFPRN("Max RX fragments is %u", s->max_rx_frags);
1446
1447 s->event_int_idx =
1448 VMXNET3_READ_DRV_SHARED8(s->drv_shmem, devRead.intrConf.eventIntrIdx);
1449 assert(vmxnet3_verify_intx(s, s->event_int_idx));
1450 VMW_CFPRN("Events interrupt line is %u", s->event_int_idx);
1451
1452 s->auto_int_masking =
1453 VMXNET3_READ_DRV_SHARED8(s->drv_shmem, devRead.intrConf.autoMask);
1454 VMW_CFPRN("Automatic interrupt masking is %d", (int)s->auto_int_masking);
1455
1456 s->txq_num =
1457 VMXNET3_READ_DRV_SHARED8(s->drv_shmem, devRead.misc.numTxQueues);
1458 s->rxq_num =
1459 VMXNET3_READ_DRV_SHARED8(s->drv_shmem, devRead.misc.numRxQueues);
1460
1461 VMW_CFPRN("Number of TX/RX queues %u/%u", s->txq_num, s->rxq_num);
1462 vmxnet3_validate_queues(s);
1463
1464 qdescr_table_pa =
1465 VMXNET3_READ_DRV_SHARED64(s->drv_shmem, devRead.misc.queueDescPA);
1466 VMW_CFPRN("TX queues descriptors table is at 0x%" PRIx64, qdescr_table_pa);
1467
1468 /*
1469 * Worst-case scenario is a packet that holds all TX rings space so
1470 * we calculate total size of all TX rings for max TX fragments number
1471 */
1472 s->max_tx_frags = 0;
1473
1474 /* TX queues */
1475 for (i = 0; i < s->txq_num; i++) {
1476 hwaddr qdescr_pa =
1477 qdescr_table_pa + i * sizeof(struct Vmxnet3_TxQueueDesc);
1478
1479 /* Read interrupt number for this TX queue */
1480 s->txq_descr[i].intr_idx =
1481 VMXNET3_READ_TX_QUEUE_DESCR8(qdescr_pa, conf.intrIdx);
1482 assert(vmxnet3_verify_intx(s, s->txq_descr[i].intr_idx));
1483
1484 VMW_CFPRN("TX Queue %d interrupt: %d", i, s->txq_descr[i].intr_idx);
1485
1486 /* Read rings memory locations for TX queues */
1487 pa = VMXNET3_READ_TX_QUEUE_DESCR64(qdescr_pa, conf.txRingBasePA);
1488 size = VMXNET3_READ_TX_QUEUE_DESCR32(qdescr_pa, conf.txRingSize);
1489
1490 vmxnet3_ring_init(&s->txq_descr[i].tx_ring, pa, size,
1491 sizeof(struct Vmxnet3_TxDesc), false);
1492 VMXNET3_RING_DUMP(VMW_CFPRN, "TX", i, &s->txq_descr[i].tx_ring);
1493
1494 s->max_tx_frags += size;
1495
1496 /* TXC ring */
1497 pa = VMXNET3_READ_TX_QUEUE_DESCR64(qdescr_pa, conf.compRingBasePA);
1498 size = VMXNET3_READ_TX_QUEUE_DESCR32(qdescr_pa, conf.compRingSize);
1499 vmxnet3_ring_init(&s->txq_descr[i].comp_ring, pa, size,
1500 sizeof(struct Vmxnet3_TxCompDesc), true);
1501 VMXNET3_RING_DUMP(VMW_CFPRN, "TXC", i, &s->txq_descr[i].comp_ring);
1502
1503 s->txq_descr[i].tx_stats_pa =
1504 qdescr_pa + offsetof(struct Vmxnet3_TxQueueDesc, stats);
1505
1506 memset(&s->txq_descr[i].txq_stats, 0,
1507 sizeof(s->txq_descr[i].txq_stats));
1508
1509 /* Fill device-managed parameters for queues */
1510 VMXNET3_WRITE_TX_QUEUE_DESCR32(qdescr_pa,
1511 ctrl.txThreshold,
1512 VMXNET3_DEF_TX_THRESHOLD);
1513 }
1514
1515 /* Preallocate TX packet wrapper */
1516 VMW_CFPRN("Max TX fragments is %u", s->max_tx_frags);
1517 vmxnet_tx_pkt_init(&s->tx_pkt, s->max_tx_frags, s->peer_has_vhdr);
1518 vmxnet_rx_pkt_init(&s->rx_pkt, s->peer_has_vhdr);
1519
1520 /* Read rings memory locations for RX queues */
1521 for (i = 0; i < s->rxq_num; i++) {
1522 int j;
1523 hwaddr qd_pa =
1524 qdescr_table_pa + s->txq_num * sizeof(struct Vmxnet3_TxQueueDesc) +
1525 i * sizeof(struct Vmxnet3_RxQueueDesc);
1526
1527 /* Read interrupt number for this RX queue */
1528 s->rxq_descr[i].intr_idx =
1529 VMXNET3_READ_TX_QUEUE_DESCR8(qd_pa, conf.intrIdx);
1530 assert(vmxnet3_verify_intx(s, s->rxq_descr[i].intr_idx));
1531
1532 VMW_CFPRN("RX Queue %d interrupt: %d", i, s->rxq_descr[i].intr_idx);
1533
1534 /* Read rings memory locations */
1535 for (j = 0; j < VMXNET3_RX_RINGS_PER_QUEUE; j++) {
1536 /* RX rings */
1537 pa = VMXNET3_READ_RX_QUEUE_DESCR64(qd_pa, conf.rxRingBasePA[j]);
1538 size = VMXNET3_READ_RX_QUEUE_DESCR32(qd_pa, conf.rxRingSize[j]);
1539 vmxnet3_ring_init(&s->rxq_descr[i].rx_ring[j], pa, size,
1540 sizeof(struct Vmxnet3_RxDesc), false);
1541 VMW_CFPRN("RX queue %d:%d: Base: %" PRIx64 ", Size: %d",
1542 i, j, pa, size);
1543 }
1544
1545 /* RXC ring */
1546 pa = VMXNET3_READ_RX_QUEUE_DESCR64(qd_pa, conf.compRingBasePA);
1547 size = VMXNET3_READ_RX_QUEUE_DESCR32(qd_pa, conf.compRingSize);
1548 vmxnet3_ring_init(&s->rxq_descr[i].comp_ring, pa, size,
1549 sizeof(struct Vmxnet3_RxCompDesc), true);
1550 VMW_CFPRN("RXC queue %d: Base: %" PRIx64 ", Size: %d", i, pa, size);
1551
1552 s->rxq_descr[i].rx_stats_pa =
1553 qd_pa + offsetof(struct Vmxnet3_RxQueueDesc, stats);
1554 memset(&s->rxq_descr[i].rxq_stats, 0,
1555 sizeof(s->rxq_descr[i].rxq_stats));
1556 }
1557
1558 vmxnet3_validate_interrupts(s);
1559
1560 /* Make sure everything is in place before device activation */
1561 smp_wmb();
1562
1563 vmxnet3_reset_mac(s);
1564
1565 s->device_active = true;
1566 }
1567
1568 static void vmxnet3_handle_command(VMXNET3State *s, uint64_t cmd)
1569 {
1570 s->last_command = cmd;
1571
1572 switch (cmd) {
1573 case VMXNET3_CMD_GET_PERM_MAC_HI:
1574 VMW_CBPRN("Set: Get upper part of permanent MAC");
1575 break;
1576
1577 case VMXNET3_CMD_GET_PERM_MAC_LO:
1578 VMW_CBPRN("Set: Get lower part of permanent MAC");
1579 break;
1580
1581 case VMXNET3_CMD_GET_STATS:
1582 VMW_CBPRN("Set: Get device statistics");
1583 vmxnet3_fill_stats(s);
1584 break;
1585
1586 case VMXNET3_CMD_ACTIVATE_DEV:
1587 VMW_CBPRN("Set: Activating vmxnet3 device");
1588 vmxnet3_activate_device(s);
1589 break;
1590
1591 case VMXNET3_CMD_UPDATE_RX_MODE:
1592 VMW_CBPRN("Set: Update rx mode");
1593 vmxnet3_update_rx_mode(s);
1594 break;
1595
1596 case VMXNET3_CMD_UPDATE_VLAN_FILTERS:
1597 VMW_CBPRN("Set: Update VLAN filters");
1598 vmxnet3_update_vlan_filters(s);
1599 break;
1600
1601 case VMXNET3_CMD_UPDATE_MAC_FILTERS:
1602 VMW_CBPRN("Set: Update MAC filters");
1603 vmxnet3_update_mcast_filters(s);
1604 break;
1605
1606 case VMXNET3_CMD_UPDATE_FEATURE:
1607 VMW_CBPRN("Set: Update features");
1608 vmxnet3_update_features(s);
1609 break;
1610
1611 case VMXNET3_CMD_UPDATE_PMCFG:
1612 VMW_CBPRN("Set: Update power management config");
1613 vmxnet3_update_pm_state(s);
1614 break;
1615
1616 case VMXNET3_CMD_GET_LINK:
1617 VMW_CBPRN("Set: Get link");
1618 break;
1619
1620 case VMXNET3_CMD_RESET_DEV:
1621 VMW_CBPRN("Set: Reset device");
1622 vmxnet3_reset(s);
1623 break;
1624
1625 case VMXNET3_CMD_QUIESCE_DEV:
1626 VMW_CBPRN("Set: VMXNET3_CMD_QUIESCE_DEV - pause the device");
1627 vmxnet3_deactivate_device(s);
1628 break;
1629
1630 case VMXNET3_CMD_GET_CONF_INTR:
1631 VMW_CBPRN("Set: VMXNET3_CMD_GET_CONF_INTR - interrupt configuration");
1632 break;
1633
1634 default:
1635 VMW_CBPRN("Received unknown command: %" PRIx64, cmd);
1636 break;
1637 }
1638 }
1639
1640 static uint64_t vmxnet3_get_command_status(VMXNET3State *s)
1641 {
1642 uint64_t ret;
1643
1644 switch (s->last_command) {
1645 case VMXNET3_CMD_ACTIVATE_DEV:
1646 ret = (s->device_active) ? 0 : -1;
1647 VMW_CFPRN("Device active: %" PRIx64, ret);
1648 break;
1649
1650 case VMXNET3_CMD_RESET_DEV:
1651 case VMXNET3_CMD_QUIESCE_DEV:
1652 case VMXNET3_CMD_GET_QUEUE_STATUS:
1653 ret = 0;
1654 break;
1655
1656 case VMXNET3_CMD_GET_LINK:
1657 ret = s->link_status_and_speed;
1658 VMW_CFPRN("Link and speed: %" PRIx64, ret);
1659 break;
1660
1661 case VMXNET3_CMD_GET_PERM_MAC_LO:
1662 ret = vmxnet3_get_mac_low(&s->perm_mac);
1663 break;
1664
1665 case VMXNET3_CMD_GET_PERM_MAC_HI:
1666 ret = vmxnet3_get_mac_high(&s->perm_mac);
1667 break;
1668
1669 case VMXNET3_CMD_GET_CONF_INTR:
1670 ret = vmxnet3_get_interrupt_config(s);
1671 break;
1672
1673 default:
1674 VMW_WRPRN("Received request for unknown command: %x", s->last_command);
1675 ret = -1;
1676 break;
1677 }
1678
1679 return ret;
1680 }
1681
1682 static void vmxnet3_set_events(VMXNET3State *s, uint32_t val)
1683 {
1684 uint32_t events;
1685
1686 VMW_CBPRN("Setting events: 0x%x", val);
1687 events = VMXNET3_READ_DRV_SHARED32(s->drv_shmem, ecr) | val;
1688 VMXNET3_WRITE_DRV_SHARED32(s->drv_shmem, ecr, events);
1689 }
1690
1691 static void vmxnet3_ack_events(VMXNET3State *s, uint32_t val)
1692 {
1693 uint32_t events;
1694
1695 VMW_CBPRN("Clearing events: 0x%x", val);
1696 events = VMXNET3_READ_DRV_SHARED32(s->drv_shmem, ecr) & ~val;
1697 VMXNET3_WRITE_DRV_SHARED32(s->drv_shmem, ecr, events);
1698 }
1699
1700 static void
1701 vmxnet3_io_bar1_write(void *opaque,
1702 hwaddr addr,
1703 uint64_t val,
1704 unsigned size)
1705 {
1706 VMXNET3State *s = opaque;
1707
1708 switch (addr) {
1709 /* Vmxnet3 Revision Report Selection */
1710 case VMXNET3_REG_VRRS:
1711 VMW_CBPRN("Write BAR1 [VMXNET3_REG_VRRS] = %" PRIx64 ", size %d",
1712 val, size);
1713 break;
1714
1715 /* UPT Version Report Selection */
1716 case VMXNET3_REG_UVRS:
1717 VMW_CBPRN("Write BAR1 [VMXNET3_REG_UVRS] = %" PRIx64 ", size %d",
1718 val, size);
1719 break;
1720
1721 /* Driver Shared Address Low */
1722 case VMXNET3_REG_DSAL:
1723 VMW_CBPRN("Write BAR1 [VMXNET3_REG_DSAL] = %" PRIx64 ", size %d",
1724 val, size);
1725 /*
1726 * Guest driver will first write the low part of the shared
1727 * memory address. We save it to temp variable and set the
1728 * shared address only after we get the high part
1729 */
1730 if (val == 0) {
1731 s->device_active = false;
1732 }
1733 s->temp_shared_guest_driver_memory = val;
1734 s->drv_shmem = 0;
1735 break;
1736
1737 /* Driver Shared Address High */
1738 case VMXNET3_REG_DSAH:
1739 VMW_CBPRN("Write BAR1 [VMXNET3_REG_DSAH] = %" PRIx64 ", size %d",
1740 val, size);
1741 /*
1742 * Set the shared memory between guest driver and device.
1743 * We already should have low address part.
1744 */
1745 s->drv_shmem = s->temp_shared_guest_driver_memory | (val << 32);
1746 break;
1747
1748 /* Command */
1749 case VMXNET3_REG_CMD:
1750 VMW_CBPRN("Write BAR1 [VMXNET3_REG_CMD] = %" PRIx64 ", size %d",
1751 val, size);
1752 vmxnet3_handle_command(s, val);
1753 break;
1754
1755 /* MAC Address Low */
1756 case VMXNET3_REG_MACL:
1757 VMW_CBPRN("Write BAR1 [VMXNET3_REG_MACL] = %" PRIx64 ", size %d",
1758 val, size);
1759 s->temp_mac = val;
1760 break;
1761
1762 /* MAC Address High */
1763 case VMXNET3_REG_MACH:
1764 VMW_CBPRN("Write BAR1 [VMXNET3_REG_MACH] = %" PRIx64 ", size %d",
1765 val, size);
1766 vmxnet3_set_variable_mac(s, val, s->temp_mac);
1767 break;
1768
1769 /* Interrupt Cause Register */
1770 case VMXNET3_REG_ICR:
1771 VMW_CBPRN("Write BAR1 [VMXNET3_REG_ICR] = %" PRIx64 ", size %d",
1772 val, size);
1773 g_assert_not_reached();
1774 break;
1775
1776 /* Event Cause Register */
1777 case VMXNET3_REG_ECR:
1778 VMW_CBPRN("Write BAR1 [VMXNET3_REG_ECR] = %" PRIx64 ", size %d",
1779 val, size);
1780 vmxnet3_ack_events(s, val);
1781 break;
1782
1783 default:
1784 VMW_CBPRN("Unknown Write to BAR1 [%" PRIx64 "] = %" PRIx64 ", size %d",
1785 addr, val, size);
1786 break;
1787 }
1788 }
1789
1790 static uint64_t
1791 vmxnet3_io_bar1_read(void *opaque, hwaddr addr, unsigned size)
1792 {
1793 VMXNET3State *s = opaque;
1794 uint64_t ret = 0;
1795
1796 switch (addr) {
1797 /* Vmxnet3 Revision Report Selection */
1798 case VMXNET3_REG_VRRS:
1799 VMW_CBPRN("Read BAR1 [VMXNET3_REG_VRRS], size %d", size);
1800 ret = VMXNET3_DEVICE_REVISION;
1801 break;
1802
1803 /* UPT Version Report Selection */
1804 case VMXNET3_REG_UVRS:
1805 VMW_CBPRN("Read BAR1 [VMXNET3_REG_UVRS], size %d", size);
1806 ret = VMXNET3_DEVICE_VERSION;
1807 break;
1808
1809 /* Command */
1810 case VMXNET3_REG_CMD:
1811 VMW_CBPRN("Read BAR1 [VMXNET3_REG_CMD], size %d", size);
1812 ret = vmxnet3_get_command_status(s);
1813 break;
1814
1815 /* MAC Address Low */
1816 case VMXNET3_REG_MACL:
1817 VMW_CBPRN("Read BAR1 [VMXNET3_REG_MACL], size %d", size);
1818 ret = vmxnet3_get_mac_low(&s->conf.macaddr);
1819 break;
1820
1821 /* MAC Address High */
1822 case VMXNET3_REG_MACH:
1823 VMW_CBPRN("Read BAR1 [VMXNET3_REG_MACH], size %d", size);
1824 ret = vmxnet3_get_mac_high(&s->conf.macaddr);
1825 break;
1826
1827 /*
1828 * Interrupt Cause Register
1829 * Used for legacy interrupts only so interrupt index always 0
1830 */
1831 case VMXNET3_REG_ICR:
1832 VMW_CBPRN("Read BAR1 [VMXNET3_REG_ICR], size %d", size);
1833 if (vmxnet3_interrupt_asserted(s, 0)) {
1834 vmxnet3_clear_interrupt(s, 0);
1835 ret = true;
1836 } else {
1837 ret = false;
1838 }
1839 break;
1840
1841 default:
1842 VMW_CBPRN("Unknow read BAR1[%" PRIx64 "], %d bytes", addr, size);
1843 break;
1844 }
1845
1846 return ret;
1847 }
1848
1849 static int
1850 vmxnet3_can_receive(NetClientState *nc)
1851 {
1852 VMXNET3State *s = qemu_get_nic_opaque(nc);
1853 return s->device_active &&
1854 VMXNET_FLAG_IS_SET(s->link_status_and_speed, VMXNET3_LINK_STATUS_UP);
1855 }
1856
1857 static inline bool
1858 vmxnet3_is_registered_vlan(VMXNET3State *s, const void *data)
1859 {
1860 uint16_t vlan_tag = eth_get_pkt_tci(data) & VLAN_VID_MASK;
1861 if (IS_SPECIAL_VLAN_ID(vlan_tag)) {
1862 return true;
1863 }
1864
1865 return VMXNET3_VFTABLE_ENTRY_IS_SET(s->vlan_table, vlan_tag);
1866 }
1867
1868 static bool
1869 vmxnet3_is_allowed_mcast_group(VMXNET3State *s, const uint8_t *group_mac)
1870 {
1871 int i;
1872 for (i = 0; i < s->mcast_list_len; i++) {
1873 if (!memcmp(group_mac, s->mcast_list[i].a, sizeof(s->mcast_list[i]))) {
1874 return true;
1875 }
1876 }
1877 return false;
1878 }
1879
1880 static bool
1881 vmxnet3_rx_filter_may_indicate(VMXNET3State *s, const void *data,
1882 size_t size)
1883 {
1884 struct eth_header *ehdr = PKT_GET_ETH_HDR(data);
1885
1886 if (VMXNET_FLAG_IS_SET(s->rx_mode, VMXNET3_RXM_PROMISC)) {
1887 return true;
1888 }
1889
1890 if (!vmxnet3_is_registered_vlan(s, data)) {
1891 return false;
1892 }
1893
1894 switch (vmxnet_rx_pkt_get_packet_type(s->rx_pkt)) {
1895 case ETH_PKT_UCAST:
1896 if (!VMXNET_FLAG_IS_SET(s->rx_mode, VMXNET3_RXM_UCAST)) {
1897 return false;
1898 }
1899 if (memcmp(s->conf.macaddr.a, ehdr->h_dest, ETH_ALEN)) {
1900 return false;
1901 }
1902 break;
1903
1904 case ETH_PKT_BCAST:
1905 if (!VMXNET_FLAG_IS_SET(s->rx_mode, VMXNET3_RXM_BCAST)) {
1906 return false;
1907 }
1908 break;
1909
1910 case ETH_PKT_MCAST:
1911 if (VMXNET_FLAG_IS_SET(s->rx_mode, VMXNET3_RXM_ALL_MULTI)) {
1912 return true;
1913 }
1914 if (!VMXNET_FLAG_IS_SET(s->rx_mode, VMXNET3_RXM_MCAST)) {
1915 return false;
1916 }
1917 if (!vmxnet3_is_allowed_mcast_group(s, ehdr->h_dest)) {
1918 return false;
1919 }
1920 break;
1921
1922 default:
1923 g_assert_not_reached();
1924 }
1925
1926 return true;
1927 }
1928
1929 static ssize_t
1930 vmxnet3_receive(NetClientState *nc, const uint8_t *buf, size_t size)
1931 {
1932 VMXNET3State *s = qemu_get_nic_opaque(nc);
1933 size_t bytes_indicated;
1934 uint8_t min_buf[MIN_BUF_SIZE];
1935
1936 if (!vmxnet3_can_receive(nc)) {
1937 VMW_PKPRN("Cannot receive now");
1938 return -1;
1939 }
1940
1941 if (s->peer_has_vhdr) {
1942 vmxnet_rx_pkt_set_vhdr(s->rx_pkt, (struct virtio_net_hdr *)buf);
1943 buf += sizeof(struct virtio_net_hdr);
1944 size -= sizeof(struct virtio_net_hdr);
1945 }
1946
1947 /* Pad to minimum Ethernet frame length */
1948 if (size < sizeof(min_buf)) {
1949 memcpy(min_buf, buf, size);
1950 memset(&min_buf[size], 0, sizeof(min_buf) - size);
1951 buf = min_buf;
1952 size = sizeof(min_buf);
1953 }
1954
1955 vmxnet_rx_pkt_set_packet_type(s->rx_pkt,
1956 get_eth_packet_type(PKT_GET_ETH_HDR(buf)));
1957
1958 if (vmxnet3_rx_filter_may_indicate(s, buf, size)) {
1959 vmxnet_rx_pkt_set_protocols(s->rx_pkt, buf, size);
1960 vmxnet3_rx_need_csum_calculate(s->rx_pkt, buf, size);
1961 vmxnet_rx_pkt_attach_data(s->rx_pkt, buf, size, s->rx_vlan_stripping);
1962 bytes_indicated = vmxnet3_indicate_packet(s) ? size : -1;
1963 if (bytes_indicated < size) {
1964 VMW_PKPRN("RX: %lu of %lu bytes indicated", bytes_indicated, size);
1965 }
1966 } else {
1967 VMW_PKPRN("Packet dropped by RX filter");
1968 bytes_indicated = size;
1969 }
1970
1971 assert(size > 0);
1972 assert(bytes_indicated != 0);
1973 return bytes_indicated;
1974 }
1975
1976 static void vmxnet3_set_link_status(NetClientState *nc)
1977 {
1978 VMXNET3State *s = qemu_get_nic_opaque(nc);
1979
1980 if (nc->link_down) {
1981 s->link_status_and_speed &= ~VMXNET3_LINK_STATUS_UP;
1982 } else {
1983 s->link_status_and_speed |= VMXNET3_LINK_STATUS_UP;
1984 }
1985
1986 vmxnet3_set_events(s, VMXNET3_ECR_LINK);
1987 vmxnet3_trigger_interrupt(s, s->event_int_idx);
1988 }
1989
1990 static NetClientInfo net_vmxnet3_info = {
1991 .type = NET_CLIENT_OPTIONS_KIND_NIC,
1992 .size = sizeof(NICState),
1993 .receive = vmxnet3_receive,
1994 .link_status_changed = vmxnet3_set_link_status,
1995 };
1996
1997 static bool vmxnet3_peer_has_vnet_hdr(VMXNET3State *s)
1998 {
1999 NetClientState *nc = qemu_get_queue(s->nic);
2000
2001 if (qemu_has_vnet_hdr(nc->peer)) {
2002 return true;
2003 }
2004
2005 VMW_WRPRN("Peer has no virtio extension. Task offloads will be emulated.");
2006 return false;
2007 }
2008
2009 static void vmxnet3_net_uninit(VMXNET3State *s)
2010 {
2011 g_free(s->mcast_list);
2012 vmxnet_tx_pkt_reset(s->tx_pkt);
2013 vmxnet_tx_pkt_uninit(s->tx_pkt);
2014 vmxnet_rx_pkt_uninit(s->rx_pkt);
2015 qemu_del_nic(s->nic);
2016 }
2017
2018 static void vmxnet3_net_init(VMXNET3State *s)
2019 {
2020 DeviceState *d = DEVICE(s);
2021
2022 VMW_CBPRN("vmxnet3_net_init called...");
2023
2024 qemu_macaddr_default_if_unset(&s->conf.macaddr);
2025
2026 /* Windows guest will query the address that was set on init */
2027 memcpy(&s->perm_mac.a, &s->conf.macaddr.a, sizeof(s->perm_mac.a));
2028
2029 s->mcast_list = NULL;
2030 s->mcast_list_len = 0;
2031
2032 s->link_status_and_speed = VMXNET3_LINK_SPEED | VMXNET3_LINK_STATUS_UP;
2033
2034 VMW_CFPRN("Permanent MAC: " MAC_FMT, MAC_ARG(s->perm_mac.a));
2035
2036 s->nic = qemu_new_nic(&net_vmxnet3_info, &s->conf,
2037 object_get_typename(OBJECT(s)),
2038 d->id, s);
2039
2040 s->peer_has_vhdr = vmxnet3_peer_has_vnet_hdr(s);
2041 s->tx_sop = true;
2042 s->skip_current_tx_pkt = false;
2043 s->tx_pkt = NULL;
2044 s->rx_pkt = NULL;
2045 s->rx_vlan_stripping = false;
2046 s->lro_supported = false;
2047
2048 if (s->peer_has_vhdr) {
2049 qemu_set_vnet_hdr_len(qemu_get_queue(s->nic)->peer,
2050 sizeof(struct virtio_net_hdr));
2051
2052 qemu_using_vnet_hdr(qemu_get_queue(s->nic)->peer, 1);
2053 }
2054
2055 qemu_format_nic_info_str(qemu_get_queue(s->nic), s->conf.macaddr.a);
2056 }
2057
2058 static void
2059 vmxnet3_unuse_msix_vectors(VMXNET3State *s, int num_vectors)
2060 {
2061 PCIDevice *d = PCI_DEVICE(s);
2062 int i;
2063 for (i = 0; i < num_vectors; i++) {
2064 msix_vector_unuse(d, i);
2065 }
2066 }
2067
2068 static bool
2069 vmxnet3_use_msix_vectors(VMXNET3State *s, int num_vectors)
2070 {
2071 PCIDevice *d = PCI_DEVICE(s);
2072 int i;
2073 for (i = 0; i < num_vectors; i++) {
2074 int res = msix_vector_use(d, i);
2075 if (0 > res) {
2076 VMW_WRPRN("Failed to use MSI-X vector %d, error %d", i, res);
2077 vmxnet3_unuse_msix_vectors(s, i);
2078 return false;
2079 }
2080 }
2081 return true;
2082 }
2083
2084 static bool
2085 vmxnet3_init_msix(VMXNET3State *s)
2086 {
2087 PCIDevice *d = PCI_DEVICE(s);
2088 int res = msix_init(d, VMXNET3_MAX_INTRS,
2089 &s->msix_bar,
2090 VMXNET3_MSIX_BAR_IDX, VMXNET3_OFF_MSIX_TABLE,
2091 &s->msix_bar,
2092 VMXNET3_MSIX_BAR_IDX, VMXNET3_OFF_MSIX_PBA,
2093 0);
2094
2095 if (0 > res) {
2096 VMW_WRPRN("Failed to initialize MSI-X, error %d", res);
2097 s->msix_used = false;
2098 } else {
2099 if (!vmxnet3_use_msix_vectors(s, VMXNET3_MAX_INTRS)) {
2100 VMW_WRPRN("Failed to use MSI-X vectors, error %d", res);
2101 msix_uninit(d, &s->msix_bar, &s->msix_bar);
2102 s->msix_used = false;
2103 } else {
2104 s->msix_used = true;
2105 }
2106 }
2107 return s->msix_used;
2108 }
2109
2110 static void
2111 vmxnet3_cleanup_msix(VMXNET3State *s)
2112 {
2113 PCIDevice *d = PCI_DEVICE(s);
2114
2115 if (s->msix_used) {
2116 vmxnet3_unuse_msix_vectors(s, VMXNET3_MAX_INTRS);
2117 msix_uninit(d, &s->msix_bar, &s->msix_bar);
2118 }
2119 }
2120
2121 #define VMXNET3_MSI_OFFSET (0x50)
2122 #define VMXNET3_USE_64BIT (true)
2123 #define VMXNET3_PER_VECTOR_MASK (false)
2124
2125 static bool
2126 vmxnet3_init_msi(VMXNET3State *s)
2127 {
2128 PCIDevice *d = PCI_DEVICE(s);
2129 int res;
2130
2131 res = msi_init(d, VMXNET3_MSI_OFFSET, VMXNET3_MAX_NMSIX_INTRS,
2132 VMXNET3_USE_64BIT, VMXNET3_PER_VECTOR_MASK);
2133 if (0 > res) {
2134 VMW_WRPRN("Failed to initialize MSI, error %d", res);
2135 s->msi_used = false;
2136 } else {
2137 s->msi_used = true;
2138 }
2139
2140 return s->msi_used;
2141 }
2142
2143 static void
2144 vmxnet3_cleanup_msi(VMXNET3State *s)
2145 {
2146 PCIDevice *d = PCI_DEVICE(s);
2147
2148 if (s->msi_used) {
2149 msi_uninit(d);
2150 }
2151 }
2152
2153 static void
2154 vmxnet3_msix_save(QEMUFile *f, void *opaque)
2155 {
2156 PCIDevice *d = PCI_DEVICE(opaque);
2157 msix_save(d, f);
2158 }
2159
2160 static int
2161 vmxnet3_msix_load(QEMUFile *f, void *opaque, int version_id)
2162 {
2163 PCIDevice *d = PCI_DEVICE(opaque);
2164 msix_load(d, f);
2165 return 0;
2166 }
2167
2168 static const MemoryRegionOps b0_ops = {
2169 .read = vmxnet3_io_bar0_read,
2170 .write = vmxnet3_io_bar0_write,
2171 .endianness = DEVICE_LITTLE_ENDIAN,
2172 .impl = {
2173 .min_access_size = 4,
2174 .max_access_size = 4,
2175 },
2176 };
2177
2178 static const MemoryRegionOps b1_ops = {
2179 .read = vmxnet3_io_bar1_read,
2180 .write = vmxnet3_io_bar1_write,
2181 .endianness = DEVICE_LITTLE_ENDIAN,
2182 .impl = {
2183 .min_access_size = 4,
2184 .max_access_size = 4,
2185 },
2186 };
2187
2188 static void vmxnet3_pci_realize(PCIDevice *pci_dev, Error **errp)
2189 {
2190 DeviceState *dev = DEVICE(pci_dev);
2191 VMXNET3State *s = VMXNET3(pci_dev);
2192
2193 VMW_CBPRN("Starting init...");
2194
2195 memory_region_init_io(&s->bar0, OBJECT(s), &b0_ops, s,
2196 "vmxnet3-b0", VMXNET3_PT_REG_SIZE);
2197 pci_register_bar(pci_dev, VMXNET3_BAR0_IDX,
2198 PCI_BASE_ADDRESS_SPACE_MEMORY, &s->bar0);
2199
2200 memory_region_init_io(&s->bar1, OBJECT(s), &b1_ops, s,
2201 "vmxnet3-b1", VMXNET3_VD_REG_SIZE);
2202 pci_register_bar(pci_dev, VMXNET3_BAR1_IDX,
2203 PCI_BASE_ADDRESS_SPACE_MEMORY, &s->bar1);
2204
2205 memory_region_init(&s->msix_bar, OBJECT(s), "vmxnet3-msix-bar",
2206 VMXNET3_MSIX_BAR_SIZE);
2207 pci_register_bar(pci_dev, VMXNET3_MSIX_BAR_IDX,
2208 PCI_BASE_ADDRESS_SPACE_MEMORY, &s->msix_bar);
2209
2210 vmxnet3_reset_interrupt_states(s);
2211
2212 /* Interrupt pin A */
2213 pci_dev->config[PCI_INTERRUPT_PIN] = 0x01;
2214
2215 if (!vmxnet3_init_msix(s)) {
2216 VMW_WRPRN("Failed to initialize MSI-X, configuration is inconsistent.");
2217 }
2218
2219 if (!vmxnet3_init_msi(s)) {
2220 VMW_WRPRN("Failed to initialize MSI, configuration is inconsistent.");
2221 }
2222
2223 vmxnet3_net_init(s);
2224
2225 register_savevm(dev, "vmxnet3-msix", -1, 1,
2226 vmxnet3_msix_save, vmxnet3_msix_load, s);
2227 }
2228
2229 static void vmxnet3_instance_init(Object *obj)
2230 {
2231 VMXNET3State *s = VMXNET3(obj);
2232 device_add_bootindex_property(obj, &s->conf.bootindex,
2233 "bootindex", "/ethernet-phy@0",
2234 DEVICE(obj), NULL);
2235 }
2236
2237 static void vmxnet3_pci_uninit(PCIDevice *pci_dev)
2238 {
2239 DeviceState *dev = DEVICE(pci_dev);
2240 VMXNET3State *s = VMXNET3(pci_dev);
2241
2242 VMW_CBPRN("Starting uninit...");
2243
2244 unregister_savevm(dev, "vmxnet3-msix", s);
2245
2246 vmxnet3_net_uninit(s);
2247
2248 vmxnet3_cleanup_msix(s);
2249
2250 vmxnet3_cleanup_msi(s);
2251 }
2252
2253 static void vmxnet3_qdev_reset(DeviceState *dev)
2254 {
2255 PCIDevice *d = PCI_DEVICE(dev);
2256 VMXNET3State *s = VMXNET3(d);
2257
2258 VMW_CBPRN("Starting QDEV reset...");
2259 vmxnet3_reset(s);
2260 }
2261
2262 static bool vmxnet3_mc_list_needed(void *opaque)
2263 {
2264 return true;
2265 }
2266
2267 static int vmxnet3_mcast_list_pre_load(void *opaque)
2268 {
2269 VMXNET3State *s = opaque;
2270
2271 s->mcast_list = g_malloc(s->mcast_list_buff_size);
2272
2273 return 0;
2274 }
2275
2276
2277 static void vmxnet3_pre_save(void *opaque)
2278 {
2279 VMXNET3State *s = opaque;
2280
2281 s->mcast_list_buff_size = s->mcast_list_len * sizeof(MACAddr);
2282 }
2283
2284 static const VMStateDescription vmxstate_vmxnet3_mcast_list = {
2285 .name = "vmxnet3/mcast_list",
2286 .version_id = 1,
2287 .minimum_version_id = 1,
2288 .pre_load = vmxnet3_mcast_list_pre_load,
2289 .needed = vmxnet3_mc_list_needed,
2290 .fields = (VMStateField[]) {
2291 VMSTATE_VBUFFER_UINT32(mcast_list, VMXNET3State, 0, NULL, 0,
2292 mcast_list_buff_size),
2293 VMSTATE_END_OF_LIST()
2294 }
2295 };
2296
2297 static void vmxnet3_get_ring_from_file(QEMUFile *f, Vmxnet3Ring *r)
2298 {
2299 r->pa = qemu_get_be64(f);
2300 r->size = qemu_get_be32(f);
2301 r->cell_size = qemu_get_be32(f);
2302 r->next = qemu_get_be32(f);
2303 r->gen = qemu_get_byte(f);
2304 }
2305
2306 static void vmxnet3_put_ring_to_file(QEMUFile *f, Vmxnet3Ring *r)
2307 {
2308 qemu_put_be64(f, r->pa);
2309 qemu_put_be32(f, r->size);
2310 qemu_put_be32(f, r->cell_size);
2311 qemu_put_be32(f, r->next);
2312 qemu_put_byte(f, r->gen);
2313 }
2314
2315 static void vmxnet3_get_tx_stats_from_file(QEMUFile *f,
2316 struct UPT1_TxStats *tx_stat)
2317 {
2318 tx_stat->TSOPktsTxOK = qemu_get_be64(f);
2319 tx_stat->TSOBytesTxOK = qemu_get_be64(f);
2320 tx_stat->ucastPktsTxOK = qemu_get_be64(f);
2321 tx_stat->ucastBytesTxOK = qemu_get_be64(f);
2322 tx_stat->mcastPktsTxOK = qemu_get_be64(f);
2323 tx_stat->mcastBytesTxOK = qemu_get_be64(f);
2324 tx_stat->bcastPktsTxOK = qemu_get_be64(f);
2325 tx_stat->bcastBytesTxOK = qemu_get_be64(f);
2326 tx_stat->pktsTxError = qemu_get_be64(f);
2327 tx_stat->pktsTxDiscard = qemu_get_be64(f);
2328 }
2329
2330 static void vmxnet3_put_tx_stats_to_file(QEMUFile *f,
2331 struct UPT1_TxStats *tx_stat)
2332 {
2333 qemu_put_be64(f, tx_stat->TSOPktsTxOK);
2334 qemu_put_be64(f, tx_stat->TSOBytesTxOK);
2335 qemu_put_be64(f, tx_stat->ucastPktsTxOK);
2336 qemu_put_be64(f, tx_stat->ucastBytesTxOK);
2337 qemu_put_be64(f, tx_stat->mcastPktsTxOK);
2338 qemu_put_be64(f, tx_stat->mcastBytesTxOK);
2339 qemu_put_be64(f, tx_stat->bcastPktsTxOK);
2340 qemu_put_be64(f, tx_stat->bcastBytesTxOK);
2341 qemu_put_be64(f, tx_stat->pktsTxError);
2342 qemu_put_be64(f, tx_stat->pktsTxDiscard);
2343 }
2344
2345 static int vmxnet3_get_txq_descr(QEMUFile *f, void *pv, size_t size)
2346 {
2347 Vmxnet3TxqDescr *r = pv;
2348
2349 vmxnet3_get_ring_from_file(f, &r->tx_ring);
2350 vmxnet3_get_ring_from_file(f, &r->comp_ring);
2351 r->intr_idx = qemu_get_byte(f);
2352 r->tx_stats_pa = qemu_get_be64(f);
2353
2354 vmxnet3_get_tx_stats_from_file(f, &r->txq_stats);
2355
2356 return 0;
2357 }
2358
2359 static void vmxnet3_put_txq_descr(QEMUFile *f, void *pv, size_t size)
2360 {
2361 Vmxnet3TxqDescr *r = pv;
2362
2363 vmxnet3_put_ring_to_file(f, &r->tx_ring);
2364 vmxnet3_put_ring_to_file(f, &r->comp_ring);
2365 qemu_put_byte(f, r->intr_idx);
2366 qemu_put_be64(f, r->tx_stats_pa);
2367 vmxnet3_put_tx_stats_to_file(f, &r->txq_stats);
2368 }
2369
2370 static const VMStateInfo txq_descr_info = {
2371 .name = "txq_descr",
2372 .get = vmxnet3_get_txq_descr,
2373 .put = vmxnet3_put_txq_descr
2374 };
2375
2376 static void vmxnet3_get_rx_stats_from_file(QEMUFile *f,
2377 struct UPT1_RxStats *rx_stat)
2378 {
2379 rx_stat->LROPktsRxOK = qemu_get_be64(f);
2380 rx_stat->LROBytesRxOK = qemu_get_be64(f);
2381 rx_stat->ucastPktsRxOK = qemu_get_be64(f);
2382 rx_stat->ucastBytesRxOK = qemu_get_be64(f);
2383 rx_stat->mcastPktsRxOK = qemu_get_be64(f);
2384 rx_stat->mcastBytesRxOK = qemu_get_be64(f);
2385 rx_stat->bcastPktsRxOK = qemu_get_be64(f);
2386 rx_stat->bcastBytesRxOK = qemu_get_be64(f);
2387 rx_stat->pktsRxOutOfBuf = qemu_get_be64(f);
2388 rx_stat->pktsRxError = qemu_get_be64(f);
2389 }
2390
2391 static void vmxnet3_put_rx_stats_to_file(QEMUFile *f,
2392 struct UPT1_RxStats *rx_stat)
2393 {
2394 qemu_put_be64(f, rx_stat->LROPktsRxOK);
2395 qemu_put_be64(f, rx_stat->LROBytesRxOK);
2396 qemu_put_be64(f, rx_stat->ucastPktsRxOK);
2397 qemu_put_be64(f, rx_stat->ucastBytesRxOK);
2398 qemu_put_be64(f, rx_stat->mcastPktsRxOK);
2399 qemu_put_be64(f, rx_stat->mcastBytesRxOK);
2400 qemu_put_be64(f, rx_stat->bcastPktsRxOK);
2401 qemu_put_be64(f, rx_stat->bcastBytesRxOK);
2402 qemu_put_be64(f, rx_stat->pktsRxOutOfBuf);
2403 qemu_put_be64(f, rx_stat->pktsRxError);
2404 }
2405
2406 static int vmxnet3_get_rxq_descr(QEMUFile *f, void *pv, size_t size)
2407 {
2408 Vmxnet3RxqDescr *r = pv;
2409 int i;
2410
2411 for (i = 0; i < VMXNET3_RX_RINGS_PER_QUEUE; i++) {
2412 vmxnet3_get_ring_from_file(f, &r->rx_ring[i]);
2413 }
2414
2415 vmxnet3_get_ring_from_file(f, &r->comp_ring);
2416 r->intr_idx = qemu_get_byte(f);
2417 r->rx_stats_pa = qemu_get_be64(f);
2418
2419 vmxnet3_get_rx_stats_from_file(f, &r->rxq_stats);
2420
2421 return 0;
2422 }
2423
2424 static void vmxnet3_put_rxq_descr(QEMUFile *f, void *pv, size_t size)
2425 {
2426 Vmxnet3RxqDescr *r = pv;
2427 int i;
2428
2429 for (i = 0; i < VMXNET3_RX_RINGS_PER_QUEUE; i++) {
2430 vmxnet3_put_ring_to_file(f, &r->rx_ring[i]);
2431 }
2432
2433 vmxnet3_put_ring_to_file(f, &r->comp_ring);
2434 qemu_put_byte(f, r->intr_idx);
2435 qemu_put_be64(f, r->rx_stats_pa);
2436 vmxnet3_put_rx_stats_to_file(f, &r->rxq_stats);
2437 }
2438
2439 static int vmxnet3_post_load(void *opaque, int version_id)
2440 {
2441 VMXNET3State *s = opaque;
2442 PCIDevice *d = PCI_DEVICE(s);
2443
2444 vmxnet_tx_pkt_init(&s->tx_pkt, s->max_tx_frags, s->peer_has_vhdr);
2445 vmxnet_rx_pkt_init(&s->rx_pkt, s->peer_has_vhdr);
2446
2447 if (s->msix_used) {
2448 if (!vmxnet3_use_msix_vectors(s, VMXNET3_MAX_INTRS)) {
2449 VMW_WRPRN("Failed to re-use MSI-X vectors");
2450 msix_uninit(d, &s->msix_bar, &s->msix_bar);
2451 s->msix_used = false;
2452 return -1;
2453 }
2454 }
2455
2456 vmxnet3_validate_queues(s);
2457 vmxnet3_validate_interrupts(s);
2458
2459 return 0;
2460 }
2461
2462 static const VMStateInfo rxq_descr_info = {
2463 .name = "rxq_descr",
2464 .get = vmxnet3_get_rxq_descr,
2465 .put = vmxnet3_put_rxq_descr
2466 };
2467
2468 static int vmxnet3_get_int_state(QEMUFile *f, void *pv, size_t size)
2469 {
2470 Vmxnet3IntState *r = pv;
2471
2472 r->is_masked = qemu_get_byte(f);
2473 r->is_pending = qemu_get_byte(f);
2474 r->is_asserted = qemu_get_byte(f);
2475
2476 return 0;
2477 }
2478
2479 static void vmxnet3_put_int_state(QEMUFile *f, void *pv, size_t size)
2480 {
2481 Vmxnet3IntState *r = pv;
2482
2483 qemu_put_byte(f, r->is_masked);
2484 qemu_put_byte(f, r->is_pending);
2485 qemu_put_byte(f, r->is_asserted);
2486 }
2487
2488 static const VMStateInfo int_state_info = {
2489 .name = "int_state",
2490 .get = vmxnet3_get_int_state,
2491 .put = vmxnet3_put_int_state
2492 };
2493
2494 static const VMStateDescription vmstate_vmxnet3 = {
2495 .name = "vmxnet3",
2496 .version_id = 1,
2497 .minimum_version_id = 1,
2498 .pre_save = vmxnet3_pre_save,
2499 .post_load = vmxnet3_post_load,
2500 .fields = (VMStateField[]) {
2501 VMSTATE_PCI_DEVICE(parent_obj, VMXNET3State),
2502 VMSTATE_BOOL(rx_packets_compound, VMXNET3State),
2503 VMSTATE_BOOL(rx_vlan_stripping, VMXNET3State),
2504 VMSTATE_BOOL(lro_supported, VMXNET3State),
2505 VMSTATE_UINT32(rx_mode, VMXNET3State),
2506 VMSTATE_UINT32(mcast_list_len, VMXNET3State),
2507 VMSTATE_UINT32(mcast_list_buff_size, VMXNET3State),
2508 VMSTATE_UINT32_ARRAY(vlan_table, VMXNET3State, VMXNET3_VFT_SIZE),
2509 VMSTATE_UINT32(mtu, VMXNET3State),
2510 VMSTATE_UINT16(max_rx_frags, VMXNET3State),
2511 VMSTATE_UINT32(max_tx_frags, VMXNET3State),
2512 VMSTATE_UINT8(event_int_idx, VMXNET3State),
2513 VMSTATE_BOOL(auto_int_masking, VMXNET3State),
2514 VMSTATE_UINT8(txq_num, VMXNET3State),
2515 VMSTATE_UINT8(rxq_num, VMXNET3State),
2516 VMSTATE_UINT32(device_active, VMXNET3State),
2517 VMSTATE_UINT32(last_command, VMXNET3State),
2518 VMSTATE_UINT32(link_status_and_speed, VMXNET3State),
2519 VMSTATE_UINT32(temp_mac, VMXNET3State),
2520 VMSTATE_UINT64(drv_shmem, VMXNET3State),
2521 VMSTATE_UINT64(temp_shared_guest_driver_memory, VMXNET3State),
2522
2523 VMSTATE_ARRAY(txq_descr, VMXNET3State,
2524 VMXNET3_DEVICE_MAX_TX_QUEUES, 0, txq_descr_info,
2525 Vmxnet3TxqDescr),
2526 VMSTATE_ARRAY(rxq_descr, VMXNET3State,
2527 VMXNET3_DEVICE_MAX_RX_QUEUES, 0, rxq_descr_info,
2528 Vmxnet3RxqDescr),
2529 VMSTATE_ARRAY(interrupt_states, VMXNET3State, VMXNET3_MAX_INTRS,
2530 0, int_state_info, Vmxnet3IntState),
2531
2532 VMSTATE_END_OF_LIST()
2533 },
2534 .subsections = (const VMStateDescription*[]) {
2535 &vmxstate_vmxnet3_mcast_list,
2536 NULL
2537 }
2538 };
2539
2540 static Property vmxnet3_properties[] = {
2541 DEFINE_NIC_PROPERTIES(VMXNET3State, conf),
2542 DEFINE_PROP_END_OF_LIST(),
2543 };
2544
2545 static void vmxnet3_class_init(ObjectClass *class, void *data)
2546 {
2547 DeviceClass *dc = DEVICE_CLASS(class);
2548 PCIDeviceClass *c = PCI_DEVICE_CLASS(class);
2549
2550 c->realize = vmxnet3_pci_realize;
2551 c->exit = vmxnet3_pci_uninit;
2552 c->vendor_id = PCI_VENDOR_ID_VMWARE;
2553 c->device_id = PCI_DEVICE_ID_VMWARE_VMXNET3;
2554 c->revision = PCI_DEVICE_ID_VMWARE_VMXNET3_REVISION;
2555 c->class_id = PCI_CLASS_NETWORK_ETHERNET;
2556 c->subsystem_vendor_id = PCI_VENDOR_ID_VMWARE;
2557 c->subsystem_id = PCI_DEVICE_ID_VMWARE_VMXNET3;
2558 dc->desc = "VMWare Paravirtualized Ethernet v3";
2559 dc->reset = vmxnet3_qdev_reset;
2560 dc->vmsd = &vmstate_vmxnet3;
2561 dc->props = vmxnet3_properties;
2562 set_bit(DEVICE_CATEGORY_NETWORK, dc->categories);
2563 }
2564
2565 static const TypeInfo vmxnet3_info = {
2566 .name = TYPE_VMXNET3,
2567 .parent = TYPE_PCI_DEVICE,
2568 .instance_size = sizeof(VMXNET3State),
2569 .class_init = vmxnet3_class_init,
2570 .instance_init = vmxnet3_instance_init,
2571 };
2572
2573 static void vmxnet3_register_types(void)
2574 {
2575 VMW_CBPRN("vmxnet3_register_types called...");
2576 type_register_static(&vmxnet3_info);
2577 }
2578
2579 type_init(vmxnet3_register_types)