mips: Set the CP0.Config3.DSP and CP0.Config3.DSP2P bits
[qemu.git] / sysconfigs /
drwxr-xr-x   ..
drwxr-xr-x - target